KOSMOSEGA SEOTUD TOODETE KVALITEEDI TAGAMINE. KÕRGE TÖÖKINDLUSEGA JOOTMINE PINDPAIGALDUSEGA JA ERILIIGILISTELE TEHNOLOOGIATELE

Space product assurance - High-reliability soldering for surface-mount and mixed technology



EESTI STANDARDI EESSÕNA

NATIONAL FOREWORD

	This Estonian standard EVS-EN 16602-70-38:2019 consists of the English text of the European standard EN 16602-70-38:2019.	
Standard on jõustunud sellekohase teate avaldamisega EVS Teatajas	This standard has been endorsed with a notification published in the official bulletin of the Estonian Centre for Standardisation.	
Euroopa standardimisorganisatsioonid on teinud Euroopa standardi rahvuslikele liikmetele kättesaadavaks 17.04.2019.	Date of Availability of the European standard is 17.04.2019.	
Standard on kättesaadav Eesti Standardikeskusest.	The standard is available from the Estonian Centre for Standardisation.	

Tagasisidet standardi sisu kohta on võimalik edastada, kasutades EVS-i veebilehel asuvat tagasiside vormi või saates e-kirja meiliaadressile <u>standardiosakond@evs.ee</u>.

ICS 25.160.50, 49.140

Standardite reprodutseerimise ja levitamise õigus kuulub Eesti Standardikeskusele

Andmete paljundamine, taastekitamine, kopeerimine, salvestamine elektroonsesse süsteemi või edastamine ükskõik millises vormis või millisel teel ilma Eesti Standardikeskuse kirjaliku loata on keelatud.

Kui Teil on küsimusi standardite autorikaitse kohta, võtke palun ühendust Eesti Standardikeskusega: Koduleht www.evs.ee; telefon 605 5050; e-post info@evs.ee

The right to reproduce and distribute standards belongs to the Estonian Centre for Standardisation

No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying, without a written permission from the Estonian Centre for Standardisation.

If you have any questions about copyright, please contact Estonian Centre for Standardisation:

Homepage www.evs.ee; phone +372 605 5050; e-mail info@evs.ee

EUROPEAN STANDARD

EN 16602-70-38

NORME EUROPÉENNE

EUROPÄISCHE NORM

April 2019

ICS 25.160.50; 49.140

English version

Space product assurance - High-reliability soldering for surface-mount and mixed technology

Assurance produit des projets spatiaux - Soudure haute fiabilité pour technologies à montage de surface et mixte

Raumfahrtproduktsicherung - Hochzuverlässiges Löten von Oberflächen-Befestigungen und gemischte Technologien

This European Standard was approved by CEN on 5 October 2018.

CEN and CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration. Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CEN and CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CEN and CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CEN and CENELEC members are the national standards bodies and national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, Czech Republic, Denmark, Estonia, Finland, Former Yugoslav Republic of Macedonia, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Netherlands, Norway, Poland, Portugal, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and United Kingdom.





CEN-CENELEC Management Centre: Rue de la Science 23, B-1040 Brussels

Table of contents

Europ	ean Foi	reword	11
Introd	uction		12
1 Sco _l	pe		15
2 Norr	native r	references	16
3 Tern	ns, defii	nitions and abbreviated terms	18
3.1	Terms	from other standards	18
3.2	Terms	specific to the present standard	18
3.3	Abbrev	viated terms	20
3.4	Nomer	nclature	
	3.4.1	Formal verbs	21
4 Prin	ciples o	of reliable soldered connections	22
5 Proc	ess ide	entification document (PID)	23
5.1	Genera	al	23
	5.1.1	Purpose	23
	5.1.2	Document preparation	23
	5.1.3	< <deleted>></deleted>	23
	5.1.4	Approval	23
	5.1.5	SMT contact person	24
5.2	< <dele< td=""><td>eted>></td><td>24</td></dele<>	eted>>	24
5.3	Proces	ss identification document updating	24
6 Prep	aratory	conditions	25
6.1		ation	
6.2	Facility	/ cleanliness	25
6.3	Enviror	nmental conditions	25
6.4		utions against static charges	
6.5		g requirements	
6.6		nent and tools	
	6.6.1	Brushes	25

	6.6.2	Cutters and Pliers	26
	6.6.3	Bending tools	26
	6.6.4	Clinching tools	26
	6.6.5	Insulation strippers	26
2	6.6.6	Soldering tools	26
	6.6.7	Soldering irons and resistance soldering equipment	26
	6.6.8	< <deleted>></deleted>	26
	6.6.9	Solder baths for degolding and pretinning	26
6.7	Solderin	ng machines and equipment	27
	6.7.1	General	27
	6.7.2	Dynamic wave-solder machines	27
	6.7.3	Condensation (vapour phase) reflow machines	28
	6.7.4	Hot gas reflow machines	28
	6.7.5	< <deleted>></deleted>	28
	6.7.6	Convection and radiation reflow systems	28
	6.7.7	Other equipment for reflow soldering	29
6.8	Ancillary	y equipment	29
	6.8.1	General	29
	6.8.2	Solder deposition equipment	29
	6.8.3	Automatic device placement equipment	
	6.8.4	< <deleted>></deleted>	29
	6.8.5	Cleanliness testing equipment	30
	6.8.6	Magnification aids	30
	6.8.7	X-ray inspection equipment	30
	6.8.8	Metallographic equipment	
7 Mate	rial sele	ection	31
7.1			
7.2			
	7.2.1	Form	
	7.2.2	Composition	
	7.2.3	Solder paste	31
	7.2.4	Maintenance of paste purity	
7.3	Flux		
	7.3.1	Rosin based flux	
	7.3.2	Corrosive acid flux	33
	7.3.3	Flux controls for wave-soldering equipment	33
7.4	Solvents	S	

	7.5	Flexible	insulation materials	34
	7.6	Termina	als	34
	7.7	Wires		34
	7.8	Printed	circuit substrates	34
	2	7.8.1	< <deleted>></deleted>	34
		7.8.2	< <deleted>></deleted>	34
		7.8.3	< <deleted>></deleted>	34
		7.8.4	< <deleted>></deleted>	34
		7.8.5	< <deleted>></deleted>	35
		7.8.6	< <deleted>></deleted>	35
	7.9	Devices		35
		7.9.1	General	35
		7.9.2	< <deleted>></deleted>	36
		7.9.3	Moisture sensitive devices	36
		7.9.4	< <deleted>></deleted>	36
	7.10	Adhesiv	es, encapsulants and conformal coatings	36
8	Prena	aration	for soldering	38
	8.1		tion of devices and terminals	
	.	8.1.1	Preparation of wires and terminals	
		8.1.2	Preparation of surfaces to be soldered	
		8.1.3	Degolding and pretinning of conductors	
		8.1.4	Alloying of pure tin finish	
	8.2		ition of solder bit	
	8.3		g	
	8.4	Storage	9	39
	8.5	Baking	of PCBs and moisture sensitive devices	39
_			devices prior to soldering	
9		nting of	devices prior to soldering	40
	9.1	General	I requirementsending and cutting requirements	40
	9.2			
	9.3		g of terminals to PCBs	
	9.4		tachment to through holes	
	9.5		g of devices to terminals	
	9.6		g of through hole connectors to PCBs	
	9.7		mount requirements	
		9.7.1	General	
		9.7.2	Stress relief	
		9.7.3	Registration of devices and footprints	42

		9.7.4	Lead forming	42
		9.7.5	Mounting devices in solder paste	42
		9.7.6	Leadless devices	43
		9.7.7	Leaded devices	43
	2	9.7.8	< <deleted>></deleted>	43
		9.7.9	Stacking and bonding of heavy devices	43
1(0 Atta	chment	of conductors to terminals, solder cups and cables	45
1	1 Solo	dering to	printed circuit boards	46
	11.1	General		46
	11.2	< <delete< td=""><td>ed>></td><td>46</td></delete<>	ed>>	46
	11.3	Solder a	applications to PCBs	46
	11.4	Wicking		46
			g of SMDs	
		11.5.1	General requirements	46
		11.5.2	End-capped and end-metallized devices	47
		11.5.3	Bottom terminated chip devices	49
		11.5.4	Cylindrical and square end-capped devices	50
		11.5.5	Castellated chip carrier devices	52
		11.5.6	Flat pack and Gull-wing leaded devices with round, rectangular, ribbon leads	53
		11.5.7	Devices with "J" leads	
		11.5.8	Area array devices	54
		11.5.9	Devices with ribbon terminals without stress relief	56
		11.5.10	L-Shape inwards devices	57
		11.5.11	Stacked modules devices with leads protruding vertically from bottom	58
		11.5.12	Leaded device with plane termination	59
		11.5.13	Moulded magnetics	59
	11.6	< <delete< td=""><td>ed>></td><td>60</td></delete<>	ed>>	60
			ed>>	
			ed>>	
12	2 Clea	aning of	PCB assemblies	61
			nic cleaning	
			ng for cleanliness	
1'			ction	
1,		-	CHOII	
	1.7.			\

	13.2	Accepta	nce criteria	62
	13.3	Visual re	ejection criteria	63
	13.4	X-ray re	jection criterion	65
	13.5	Warp ar	nd twist of populated boards	65
	13.6	Inspection	on records	65
14	Veri	fication	procedure	66
	14.1	General		66
	14.2	Verificat	tion by similarity	68
		14.2.1	General	68
		14.2.2	Conditions for similarity	69
	14.3	Verificat	tion programme	71
	14.4	Electrica	al testing of devices	75
		14.4.1	General	75
	14.5	Vibration	n and shock	78
			ature cycling test	
	14.7	Microse	ction	79
		14.7.1	Microsection facilities	
		14.7.2	Microsectioning	79
	14.8	< <delete< td=""><td>ed>></td><td>95</td></delete<>	ed>>	95
	14.9	Special	verification testing for hermetic ceramic area array packages	95
		14.9.1	< <deleted>></deleted>	95
		14.9.2	< <deleted>></deleted>	95
		14.9.3	General	95
		14.9.4	Evaluation of capability samples	98
		14.9.5	Verification	98
	14.10)Verificat	tion acceptance and rejection criteria	99
	14.11	Approva	al of verification	108
	14.12	2Withdra	wal of approval status	108
	14.13	3Conditio	ons for delta verification	108
	14.14	Verificat	tion of cleanliness	111
	14.15	Verificat	tion approval procedure	111
			Request for verification	
		14.15.2	Technology sample	111
			Audit of assembly processing	
		14.15.4	Verification programme	112
		14.15.5	Final verification review	112
		14.15.6	Certification approval of assembly line	112

15 Qua	ality ass	surance	113
15.1	Genera	al	113
15.2	Data		113
15.3	Noncor	nformance	113
15.4	Calibra	tion	113
15.5	Tracea	bility	113
15.6	Workm	anship standards	113
15.7	Inspect	tion	114
15.8	Operat	or and inspector training and certification	114
15.9	Quality	records	114
16 < <d< th=""><th>eleted</th><th>and moved into clause 14.7.2 and Annex l>></th><th>115</th></d<>	eleted	and moved into clause 14.7.2 and Annex l>>	115
Annex	A (info	rmative) < <deleted>></deleted>	116
		rmative) < <deleted, created="" drd="" in<="" smt="" summary="" table="" th=""><th>117</th></deleted,>	117
Annex	C (info	rmative) < <deleted>></deleted>	118
Annex	D (info	rmative) Example of an SMT audit report	119
Annex	E (info	rmative) Additional information	128
E.1	< <dele< td=""><td>ted>></td><td>128</td></dele<>	ted>>	128
E.2	Melting	temperatures and choice	128
Annex	F (norr	mative) Process Identification Document (PID) - DRD	129
F.1	DRD id	lentification	129
	F.1.1	Requirement identification and source document	129
	F.1.2	Purpose and objective	
F.2	Expect	ed response	129
	F.2.1	Scope and content	
	F.2.2	Special remarks	
Annex	G (nor	mative) Verification programme report - DRD	132
G.1	DRD id	lentification	132
	G.1.1	Requirement identification and source document	132
	G.1.2	Purpose and objective	132
G.2	Expect	ed response	132
	G.2.1	Scope and content	132
	G.2.2	Special remarks	133
Annex	H (nor	mative) SMT summary table - DRD	134

H.1	DRD id	entification	134
	H.1.1	Requirement identification and source document	134
	H.1.2	Purpose and objective	134
H.2	Expect	ed response	134
2	H.2.1	Scope and content	134
	H.2.2	Special remarks	134
Annex	I (infor	mative) Visual and X-ray workmanship standards	136
1.1	Workm	anship illustrations for standard SMDs	136
	I.1.1	Chip components	136
	1.1.2	MELF components	139
	1.1.3	Gull-wing leaded devices with round, rectangular, ribbon shape	140
	1.1.4	"J" leaded devices	142
	1.1.5	L-shape Inward leaded component	144
	I.1.6	LCC devices	144
	1.1.7	Miscellaneous soldering defects	145
1.2	Workm	anship illustrations for ball grid array devices	146
1.3	Workm	anship illustrations for column grid array devices	148
Biblio	graphy.		151
,	. 	4	
Figure			
Figure 9	9-1: Exp	osed element	43
Figure '		unting of rectangular and square end-capped and end-metallized ces	48
Figure '		unting of bottom terminated chip devices	49
		unting of cylindrical end-capped devices	
		unting of square end-capped devices	
		unting of castellated chip carrier devices	
		unting of gull-wing leaded devices with round, rectangular, ribbon leads	
•		unting of devices with "J" leads	
Figure '	11-8: <<	deleted>>	55
	11-9։ Т <mark>у</mark> ք	oical ceramic area array showing ball grid array configuration on left column grid array on right (CBGA & CCGA)	
Figure '		ypical assembled CCGA device	
		ounting of devices without stress relief	
		ounting of devices with "L-shape inwards" leads (1 = Toe, 2 = Heel)	
	11-13: M	ounting of stacked modules devices with leads protruding vertically bottom	

Figure 11-14: Mounting of leaded devices with leads with plane termination	59
Figure 11-15: < <deleted>></deleted>	60
Figure 14-1: Verification programme flow chart (standard flow)	74
Figure 14-2: Verification programme flow chart (electrical testing)	77
Figure 14-3: Verification programme flow chart (AAD)	97
Figure 14-4: < <deleted>></deleted>	100
Figure I-1 : Preferred solder (see also Table 11-1)	136
Figure I-2 : Acceptable, maximum solder (see also Table 11-1)	136
Figure I-3 : Acceptable, minimum Solder (see also Table 11-1)	
Figure I-4 : Unacceptable, excessive solder (see also Table 11-1)	137
Figure I-5 : Unacceptable, poor wetting (see also Table 11-1)	
Figure I-6 : Unacceptable, excessive tilt (see also Table 11-1)	
Figure I-7 : Unacceptable, tombstone effect	
Figure I-8 : Examples of Unacceptable solder joints - (see also Table 11-1)	
Figure I-9 : Acceptable, terminal wetted along end, face and sides (see also Table 11-1).	
Figure I-10 : Acceptable, maximum solder joint (see also Table 11-3)	139
Figure I-11 : Not Acceptable, insufficient solder joint (see also Table 11-3)	139
Figure I-12 : Unacceptable overhang	139
Figure I-13 : Examples of Gullwing leads: Acceptable	140
Figure I-14: Examples of gull-wing device with rectangular lead: Acceptable	140
Figure I-15 : Acceptable, minimum solder joint	140
Figure I-16 : Unacceptable, insufficient heel fillet	141
Figure I-17 : Unacceptable, excessive solder	141
Figure I-18 : Unacceptable, excessive solder	141
Figure I-19 · Preferred solder joint	142
Figure I-20 : Acceptable solder joint	142
Figure I-20 : Acceptable solder joint	143
Figure I-22 : Unacceptable, excessive degolding	143
Figure I-23 : Acceptable, preferred solder joint	144
Figure I-24 : LCC General view, acceptable solder joints	144
Figure I-25 : Examples of unacceptable soldering	145
Figure I-26 : Angled-transmission X-radiograph showing solder paste shadow due to partial reflow: Reject	
Figure I-27 : Micrograph showing	146
Figure I-28: Perpendicular transmission X-radiograph showing unacceptable defects	147
Figure I-29 : Perpendicular transmission X-radiograph showing non-wetted footprint	147
Figure I-30 : Underside view showing missing column	148

Figure I-31 : CGA mounted on PCB showing columns tilted < 10°: Accept	148
Figure I-32 : X-radiograph of CGA mounted on PCB showing solder bridge: Reject	149
Figure I-33: X-radiograph of CGA showing solder fillets at base of columns: acceptable	149
Figure I-34 : Micrograph of CGA mounted on PCB, bent column: reject	150
Figure I-35 : Micrograph of CGA mounted on PCB	150
Tables	
Table 7-1: Chemical composition of spacecraft solders	32
Table 7-2: < <deleted>></deleted>	34
Table 11-1: Dimensional and solder fillet for rectangular and square end capped devices	48
Table 11-2: Dimensional and solder fillet for bottom terminated chip devices	49
Table 11-3: Dimensional and solder fillet for cylindrical end-capped devices	50
Table 11-4: Dimensional and solder fillet for square end-capped devices	51
Table 11-5: Dimensional and solder fillet for castellated chip carrier devices	52
Table 11-6: Dimensional and solder fillet for gull-wing leaded devices with round, rectangular, ribbon leads	53
Table 11-7: Dimensional and solder fillet for devices with "J" leads	54
Table 11-8: Dimensional and solder fillet for area array devices	55
Table 11-9: Dimensional and solder fillet for devices without stress relief	56
Table 11-10: Dimensional and solder fillet for "L-shape inwards" devices	57
Table 11-11: Dimensional and solder fillet for stacked modules devices with leads protruding vertically from bottom	58
Table 11-12: Dimensional and solder fillet for leaded devices with plane termination	59
Table 14-1: Device type classification	68
Table 14-2: Device microsection location	81
Table 14-3: Critical zone definition per device type and acceptance criteria	101
Table 14-4: Conditions invoking verification	110
Table E-1 : Guide for choice of solder type	128
Table H-1 : Device type preparation and mounting configuration	
radio 1. 1. 20100 typo proparation and mounting configuration	100

European Foreword

This document (EN 16602-70-38:2019) has been prepared by Technical Committee CEN-CENELEC/TC 5 "Space", the secretariat of which is held by DIN.

This standard (EN 16602-70-38:2019) originates from ECSS-Q-ST-70-38C Rev.1.

This European Standard shall be given the status of a national standard, either by publication of an identical text or by endorsement, at the latest by October 2019, and conflicting national standards shall be withdrawn at the latest by October 2019.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CEN [and/or CENELEC] shall not be held responsible for identifying any or all such patent rights.

This document has been prepared under a standardization request given to CEN by the European Commission and the European Free Trade Association.

This document has been developed to cover specifically space systems and has therefore precedence over any EN covering the same scope but with a wider domain of applicability (e.g. : aerospace).

According to the CEN-CENELEC Internal Regulations, the national standards organizations of the following countries are bound to implement this European Standard: Austria, Belgium, Bulgaria, Croatia, Cyprus, Czech Republic, Denmark, Estonia, Finland, Former Yugoslav Republic of Macedonia, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Netherlands, Norway, Poland, Portugal, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and the United Kingdom.

Introduction

This Standard prescribes requirements for electrical connections of leadless and leaded surface mounted devices (SMD) on spacecraft and associated equipment, utilising a range of substrate assemblies and employing solder as the interconnection media. The principal types of SMDs can be gathered in the following families:

Rectangular and square end-capped or end-metallized device with rectangular body, leadless chip (see 11.5.2) e.g. end capped chip resistors and end capped chip capacitors.	
Cylindrical and square end-capped devices with cylindrical body, leadless chip (see 11.5.4)	BIIB
e.g. MELF for cylindrical end capped or e.g. D-5A for square end capped	top
Bottom terminated chip device (see 11.5.3)	
This type of device has metallised terminations on the bottom side only.	
e.g. inductors and SMD0.5, SMD1, SMD2, SMD0.2, SMD0.22	
e.g. Quad Flat Pack No lead (QFN)	A SHOW THE PARTY OF THE PARTY O

Castellated chip carrier device (see 11.5.5)	7
The main device of this type is leadless ceramic chip carrier (LCCC).	
e.g. LCC6	-
Flat pack and gull-wing leaded device with round, rectangular, ribbon leads (see 11.5.6)	
e.g. small-outline transistor (SOT), small—outline package (SO), flat pack and quad flat pack (QFP) and SMD connectors with stress-relief.	157577
This family also comprises devices for through-hole mounting that have been reconfigured to surface mounting.	
Moulded magnetics (see 11.5.13)	
e.g. 1553 interface transformers or specific transformers	- File
	20000
"J" leaded device (see 11.5.7))
e.g. ceramic leaded chip carriers (CLCC) and plastic	
leaded chip carriers (PLCC).	de min

Area array devices (AAD) (see 11.5.8) The interconnections between solder footprints on the devices and solder footprints on the PCB consist entirely of solder. The devices have either solder balls (Ball Grid Array - BGA) or solder columns (Column Grid Array - CGA) applied to the solder footprints on the devices prior to mounting on a PCB (normally done by the device manufacturer). The solder balls on the BGAs can consist of either eutectic solder or high temperature solder (5 - 10 % Sn) whereas the solder columns on the CGAs always consist of high temperature solder. Although BGAs are usually presented as a device family, there exist a large number of BGA devices with wide-ranging properties. The vast majority of BGA devices are non hermetic. Devices with ribbon terminals without stress relief (flat lug leads) (see 11.5.9) This package has flat leads extending from the sides Device with Inward formed L-shaped leads (see 11.5.10) e.g. moulded tantalum chip capacitors. Stacked modules devices with leads protruding vertically from bottom (see 11.5.11) Leaded device with plane termination (see 11.5.12) e.g. Diode PAcKage (DPAK or TO252) DPAK

1 Scope

This Standard defines the technical requirements and quality assurance provisions for the manufacture and verification of high-reliability electronic circuits based on surface mounted device (SMD) and mixed technology.

The Standard defines acceptance and rejection criteria for high-reliability manufacture of surface-mount and mixed-technology circuit assemblies intended to withstand normal terrestrial conditions and the vibrational g-loads and environment imposed by space flight.

The proper tools, correct materials, design and workmanship are covered by this document. Workmanship standards are included to permit discrimination between proper and improper work.

The assembly of leaded devices to through-hole terminations and general soldering principles are covered in ECSS-Q-ST-70-08.

Requirements related to printed circuit boards are contained in ECSS-Q-ST-70-10, ECSS-Q-ST-70-11 and ECSS-Q-ST-70-12 . The mounting and supporting of devices, terminals and conductors prescribed herein applies to assemblies at PCB level designed to continuously operate over the mission within the temperature limits of -55 $^{\circ}$ C to +85 $^{\circ}$ C.

For temperatures outside this normal range, special design, verification and qualification testing is performed to ensure the necessary environmental survival capability.

Special thermal heat sinks are applied to devices having high thermal dissipation (e.g. junction temperatures of 110 $^{\circ}$ C, power transistors) in order to ensure that solder joints do not exceed 85 $^{\circ}$ C.

Verification of SMD assembly processes is made on test vehicles (surface mount verification samples). Temperature cycling ensures the operational lifetime for spacecraft. However, mechanical testing only indicates SMD reliability as it is unlikely that the test vehicle represents every flight configuration.

This Standard does not cover the qualification and acceptance of the EQM and FM equipment with surface-mount and mixed-technology.

The qualification and acceptance tests of equipment manufactured in accordance with this Standard are covered by ECSS-E-ST-10-03.

This standard may be tailored for the specific characteristics and constraints of a space project, in accordance with ECSS-S-ST-00.

Normative references

The following normative documents contain provisions which, through reference in this text, constitute provisions of this ECSS Standard. For dated references, subsequent amendments to, or revisions of any of these publications do not apply. However, parties to agreements based on this ECSS Standard are encouraged to investigate the possibility of applying the most recent editions of the normative documents indicated below. For undated references the latest edition of the publication referred to applies.

EN reference	Reference in text	Title
EN 16601-00-01	ECSS-S-ST-00-01	ECSS system — Glossary of terms
EN 16601-40	ECSS-M-ST-40	Space project management — Configuration and information management
EN 16602-10-09	ECSS-Q-ST-10-09	Space product assurance — Nonconformance control system
EN 16602-20	ECSS-Q-ST-20	Space product assurance — Quality assurance
EN 16602-60	ECSS-Q-ST-60	Space product assurance — Electrical, electronic and electromechanical (EEE) components
EN 16602-60-05	ECSS-Q-ST-60-05	Space product assurance — Generic requirements for hybrids
EN 16602-60-13	ECSS-Q-ST-60-13	Space product assurance - Commercial electrical, electronic and electromechanical (EEE) components
EN 16602-70	ECSS-Q-ST-70	Space product assurance — Materials, mechanical parts and processes
EN 16602-70-01	ECSS-Q-ST-70-01	Space product assurance — Cleanliness and contamination control
EN 16602-70-02	ECSS-Q-ST-70-02	Space product assurance — Thermal vacuum outgassing test for the screening of space materials
EN 16602-70-08	ECSS-Q-ST-70-08	Space product assurance — Manual soldering of high-reliability electrical connections
EN 16602-70-10	ECSS-Q-ST-70-10	Space product assurance — Qualification of printed circuit boards
EN 16602-70-11	ECSS-Q-ST-70-11	Space product assurance — Procurement of printed circuit boards

EN 16602-70-12	Reference in text	Title
	ECSS-Q-ST-70-12	Space product assurance — Design rules for printed circuit boards
EN 16602-70-28	ECSS-Q-ST-70-28	Space product assurance — Repair and modification of printed circuit board assemblies for space use.
EN 16602-70-71	ECSS-Q-ST-70-71	Space product assurance —Materials processes and their data selection
%	MIL-STD-883 Method 2009	Test Method Standard, Microcircuits
C	IPC-TM-650: 2.6.3.3 Issue 2004	Test methods manual. Surface Insulation Resistance, Fluxes