



THIS PUBLICATION IS COPYRIGHT PROTECTED Copyright © 2009 IEEE

All rights reserved. IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by the Institute of Electrical and Electronics Engineers, Inc.

Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the IEC Central Office.

Any questions about IEEE copyright should be addressed to the IEEE. Enquiries about obtaining additional rights to this publication and other information requests should be addressed to the IEC or your local IEC member National Committee.

IEC Central Office 3, rue de Varembé CH-1211 Geneva 20 Switzerland Tel.: +41 22 919 02 11 Fax: +41 22 919 03 00 info@iec.ch www.iec.ch

Institute of Electrical and Electronics Engineers, Inc. 3 Park Avenue New York, NY 10016-5997 United States of America stds.info@ieee.org www.ieee.org

About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigenda or an amendment might have been published.

Useful links:

IEC publications search - www.iec.ch/searchpub

The advanced search enables you to find IEC publications by a variety of criteria (reference number, text, technical committee,...).

It also gives information on projects, replaced and withdrawn publications.

IEC Just Published - webstore.iec.ch/justpublished

Stay up to date on all new IEC publications. Just Published details all new publications released. Available on-line and also once a month by email.

Electropedia - www.electropedia.org

The world's leading online dictionary of electronic and electrical terms containing more than 30 000 terms and definitions in English and French, with equivalent terms in additional languages. Also known as the International Electrotechnical Vocabulary (IEV) on-line.

Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: csc@iec.ch.



IEC 61523-1

Edition 2.0 2012-06

IEEE Std 1481[™]

FERNATIONAL STANDARD COMMISSION PRICE C

ICS 25.040; 35.060

ISBN 978-2-83220-107-7

Warning! Make sure that you obtained this publication from an authorized distributor.

Contents

	Ι	1
1.1 Sco	pe	1
	pose	
	oduction	
	ve references	
	ns	
	and abbreviations	
	hical conventions	
	tactic elements	
	iventions	
6 DPCS flo)W	16
6.1 Ove	erview	16
6.1.1	Procedural interface	17
6.1.2	Global policies and conventions	17
6.2 Flo	w of control	17
6.3 DP	CM—application relationships	18
6.3.1	Technology library	18
6.3.2	Technology library Subrule roperability	18
6.4 Inte	roperability	18
	culation language (DCP)	
7.1 Cha	racter set	19
7.2 Lex	ical elements	19
7.2.	Whitespace Comments	19
7.2.4	Comments	19
7.2.3	Tokens	19
7.2.4	Preprocessing directives	
1.2.3	Preprocessing directives	
7.2 Car	tout	21
7.3 Cor	itext	31
7.3 Cor 7.3.1	space	31 31
7.3 Cor 7.3.1 7.3.2	space	31 31 31
7.3 Cor 7.3.1 7.3.2 7.3.3	space	31 31 31 31
7.3 Cor 7.3.1 7.3.2 7.3.2 7.3.2	Space	31 31 31 31 31
7.3 Cor 7.3.1 7.3.2 7.3.2 7.3.2 7.3.4	space	31 31 31 31 31 31 32
7.3 Cor 7.3.1 7.3.2 7.3.2 7.3.2 7.3.5 7.4 Dat	Application parallelism.	31 31 31 31 31 31 32 32
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.5 7.4 Dat 7.4.1 7.4.1	Itext Space Plane Context operation Library parallelism Application parallelism a types Base types Native data types	31 31 31 31 31 32 32 32
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.5 7.4 Dat 7.4.1 7.4.1	Itext Space Plane Context operation Library parallelism Application parallelism a types Base types Native data types	31 31 31 31 31 32 32 32
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.4 7.3.5 7.4 Dat 7.4.1 7.4.2 7.4.2	Itext Space. Plane. Context operation. Library parallelism. Application parallelism. a types. Base types. Native data types. Mathematical calculation data types.	31 31 31 31 32 32 32 32
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.5 7.4 Dat 7.4.1 7.4.2 7.4.2 7.4.2 7.4.2	Itext Space. Plane. Context operation. Library parallelism. Application parallelism. Application parallelism. Base types. Native data types. Mathematical calculation data types. Pointer data types.	31 31 31 31 32 32 32 32
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.5 7.4 Dat 7.4.1 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2	Itext Space. Plane. Context operation. Library parallelism. Application parallelism. a types. Base types. Native data types. Mathematical calculation data types. Pointer data types. Aggregate data types.	31 31 31 31 32 32 32 32
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.4 7.3.5 7.4 Dat 7.4.1 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.5 Iden	Itext Space Plane Context operation Library parallelism Application parallelism a types Base types Native data types Mathematical calculation data types Pointer data types Aggregate data types	31 31 31 31 32 32 32 32
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.4 7.4 Dat 7.4.1 7.4.2 7.4.2 7.4.2 7.4.2 7.4.5 7.5 Iden 7.5.1	Itext Space. Plane. Context operation. Library parallelism. Application parallelism. Application parallelism. Base types. Base types. Native data types. Pointer data types. Pointer data types. Aggregate data types. Name spaces of identifiers.	31 31 31 31 32 32 32 32
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.5 7.4 Dat 7.4.1 7.4.2 7.4.2 7.4.2 7.4.5 7.5 Iden 7.5.1 7.5.2	Itext Space Plane Context operation Library parallelism Application parallelism a types Base types Native data types Mathematical calculation data types Pointer data types Aggregate data types	31 31 31 32 32 32 32 32
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.4 7.3.4 7.3.5 7.4 Dat 7.4.1 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.5 Iden 7.5.1 7.5.2 7.5.2	Itext Space. Plane. Context operation Library parallelism. Application parallelism. Application parallelism. a types. Base types. Native data types. Mathematical calculation data types. Pointer data types. Aggregate data types. Storage durations of objects. Scope of identifiers.	31 31 31 32 32 32 32 33 33
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.4 7.3.4 7.3.5 7.4 Dat 7.4.1 7.4.2 7.4.2 7.4.2 7.4.4 7.5 Iden 7.5.1 7.5.2 7.5.2 7.5.2	Itext Space. Plane. Context operation. Context operation. Library parallelism. Application parallelism. Application parallelism. Apples. Sase types. Base types. Native data types. Native data types. Some space data types. Pointer data types. Some space of identifiers. Name spaces of identifiers. Storage durations of objects.	31 31 31 32 32 32 32 32
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.4 7.3.5 7.4 Dat 7.4.1 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.5.1 7.5.2 7.5.2 7.5.2 7.5.2 7.5.2	Itext Space. Plane. Context operation. Library parallelism. Application parallelism. Native data types. Nathematical calculation data types. Aggregate data types. Aggregate data types. Name spaces of identifiers. Storage durations of objects. Scope of identifiers. Linkages of identifiers.	31 31 31 32 32 32 32 33 33
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.4 7.3.5 7.4 Dat 7.4.1 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.5.1 7.5.1 7.5.2 7.5.2 7.5.2 7.5.2 7.5.4	Itext Space Plane Context operation Library parallelism Application parallelism a types Base types Native data types Mathematical calculation data types Pointer data types Aggregate data types Storage durations of objects Scope of identifiers Linkages of identifiers	31 31 31 32 32 32 32 33 33
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.4 7.3.4 7.3.4 7.4 Dat 7.4.1 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.5 Iden 7.5.1 7.5.2 7.5.2 7.5.2 7.5.2 7.6 Opt 7.6.1 7.6.2	Itext Space Space Plane Context operation Library parallelism Application parallelism Application parallelism a types Base types Base types Native data types Native data types Pointer data types Pointer data types Storage durations of objects Storage durations of objects Scope of identifiers Linkages of identifiers Storage durations Storage of identifiers Storage durations Storage of identifiers Storage durations Storage of identifiers Storage of identifiers String prefix operator String prefix operator	31 31 31 32 32 32 32 33 33
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.4 7.4 Dat 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.5.1 7.5.1 7.5.2 7.5.2 7.6 Ope 7.6.1 7.6.2 7.6.2	Itext Space Plane Context operation Library parallelism Application parallelism a types Base types Native data types Native data types Pointer data types Pointer data types Aggregate data types Name spaces of identifiers Storage durations of objects Scope of identifiers Linkages of identifiers String prefix operator Explicit string prefix operator	31 31 31 32 32 32 32 33 33
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.2 7.4 Dat 7.4.1 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.5 Iden 7.5.1 7.5.2 7.5.2 7.5.2 7.6 Opt 7.6.1 7.6.2 7.6.2 7.6.2	text Space Plane Context operation Library parallelism Application parallelism a types Base types Native data types Mathematical calculation data types Pointer data types Aggregate data types Name spaces of identifiers Storage durations of objects Scope of identifiers Linkages of identifiers String prefix operator Explicit string prefix operator	31 31 31 32 32 32 32 33 33
7.3 Con 7.3.1 7.3.2 7.3.2 7.3.2 7.3.2 7.3.4 7.4 Dat 7.4.1 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.4.2 7.5.1 6 7.5.1 7.5.2 7.5.2 7.5.2 7.6 0 pp 7.6.1 7.6.2 7.6.2 7.6.2 7.6.2 7.6.2	Itext Space Plane Context operation Context operation Library parallelism Application parallelism Application parallelism a types Base types Native data types Native data types Mathematical calculation data types Native data types Pointer data types Storage durations of objects Storage durations of objects Scope of identifiers Linkages of identifiers Storage refix operator String prefix operator Explicit string prefix operator Embedded string prefix operator String prefix semantics	31 31 31 32 32 32 32 33 33

7.6.8 Launch operator	
7.6.9 Purity operator	
7.6.10 Force operator	
7.7 Timing propagation	
7.7.1 Timing checks	
7.7.2 Test mode operators	
7.8 Expressions.	
7.8.1 Array subscripting	
7.8.2 Statement calls	
7.8.3 General syntax	
7.8.4 Method statement calls	
7.8.5 Assign variable reference	
7.8.6 Store variable reference	
7.8.7 Mathematical expressions	
7.8.8 Mathematical operators	
7.8.9 Discrete math expression	
7.8.10 INT discrete	
7.8.11 PINLIST discrete	5.
7.8.12 Logical expressions and operators	
7.8.13 MODE expressions	
7.8.14 Embedded C code expressions	
7.8.15 Computation order	
7.9 DCL mathematical statements	
7.9.1 Statement names	
7.9.2 Clauses	
7.9.2 Clauses	
7.9.4 Prototypes	
7.9.5 Statement failure	
7.9.6 Type definition statements	
7.9.7 Interfacing statements.7.9.8 DCL to C communication.	
7.9.8 DCL to C communication	
7.9.9 Constant statement.	
7.9.10 Calculation statements.7.9.11 METHOD statement.	
7.10 Predefined types	۲۲. ۲۲
7.10 Predefined types	
7.10.1 ACTIVITI_INSTORT_ITTE	
7.10.2 HISTORY_TYPE	
7.10.4 CELL_LIST_TYPE	
7.10.5 TECH TYPE	
7.10.6 DELAY REC TYPE	
7.10.7 SLEW_REC_TYPE	7
7.10.8 CHECK_REC_TYPE	
7.10.9 CCDB TYPE	
7.10.10 CELL DATA TYPE	
7.10.11 PCDB_TYPE	
7.10.12 PIN ASSOCIATION	
7.10.13 PATH_DATA_TYPE	
7.10.14 STD STRUCT	
7.11 Predefined variables	
7.11.1 ARGV	
7.11.2 CONTROL_PARM	
7.12 Built-in function calls	
7.12.1 ABS	
7.12.2 Complex number components	
7.12.3 EXPAND	8

7.12.4 Array functions	82
7.12.5 Messaging functions	82
7.13 Tables	84
7.13.1 TABLEDEF statement.	85
7.13.2 Table visibility rules	
7.13.3 TABLE statement.	
7.13.4 LOAD TABLE statement	
7.13.5 UNLOAD_TABLE statement	
7.13.6 WRITE TABLE statement.	
7.13.7 ADD_ROW statement.	94
7,13,8 DELETE ROW statement	
7.14 Built-in library functions.	
7.14.1 Numeric conversion functions.	
7.14.2 Tech_family functions	
7.14.3 Trigonometric functions	
7.14.4 Context manipulation functions.	
7.14.5 Debug controls	
7.14.6 Utility functions	
7.14.7 Table functions	
7.14.8 Subrule controls	
7.15 Library control statements	
7.15.1 Meta-variables	103
7.15.2 TECH_FAMILY	
7.15.3 RULENAME	
7.15.4 CONTROL_PARM. 7.15.5 SUBRULE statement.	105
7.15.5 SUBRULE statement.	105
7.15.6 Path list expansion rules	106
7.15.7 SUBRULES statement.	107
7.15.7 SUBRULES statement	107
7.15.9 TECH FAMILY statement	109
7.15.10 SUBRULE and SUBRULES statements	109
7.16 Modeling	110
 7.16 Modeling. 7.16.1 Types of modeling. 7.16.2 Model organization. 7.16.3 MODELPROC statement. 	110
7.16.2 Model organization.	111
7.16.3 MODELPROC statement	112
7.16.4 SUBMODEL statement.	113
7.16.5 Modeling statements.7.16.6 TEST_BUS statement.	114
7.16.6 TEST_BUS statement.	124
7.16.7 INPUT statement.	124
7.16.8 OUTPUT statement	128
7.16.9 DO statement	129
	153
7.16.11 SETVAR statement	154
7.17 Embedded C code	155
7.18 Definition of a subrule	155
7.19 Pragma	156
7.19.1 IMPORT_EXPORT_TAG	156
8 Power modeling and calculation	157
8.1 Power overview	157
8.2 Caching state information.	158
8.2.1 Initializing the state cache	158
8.2.2 State cache lifetime.	158
8.3 Caching load and slew information.	158
8.3.1 Loading the load and slew cache	159
8.3.2 Load and slew cache lifetime	159
	U'

8.4 Simulation switching events	159
8.5 Partial swing events	160
8.6 Power calculation	
8.7 Accumulation of power consumption by the design	
8.8 Group Pin List syntax and semantics	
8.8.1 Syntax	
8.8.2 Semantics	
8.8.3 Example	
8.9 Group Condition List syntax and semantics	
8.9.1 Syntax	
8.9.2 Semantics	
8.9.3 Example	
8.10 Sensitivity list syntax and semantics	
8.10.1 Syntax	
8.10.2 Semantics	
8.10.3 Example	
8.11 Group condition language	165
8.11.1 Syntax	
8.11.2 Semantics	
8.11.3 Condition expression operator precedence	
8.11.4 Condition expressions referencing pin states and transitions	
8.11.5 Semantics of nonexistent pins.	168
9 Application and library interaction	170
9.1 behavior model domain.	
9.2 vectorTiming and vectorPower model domains	170
9.2.1 Power unit conversion.	170
9.2.2 Vector power calculation.	171
10 Procedural interface (PI)	
10.1 Overview	
 10.1 Overview. 10.1.1 DPCM. 10.1.2 Application. 10.1.3 libdcmlr. 10.2 Control and data flow. 10.3 Architectural requirements. 10.4 Data ownership technique. 10.4.1 Persistence of data passed across the PI. 10.4.1 Deta coche acride in passed across the PI. 	
10.1.2 Application.	172
10.1.3 libdcmlr	172
10.2 Control and data flow	
10.3 Architectural requirements	
10.4 Data ownership technique	
10.4.1 Persistence of data passed across the PI	
10.4.1 Data cache guidelines for the DPCM.10.4.2 Application/DPCM interaction.	
10.4.2 Application/DPCM interaction.	
10.4.3 Application initializes message/memory handling.	
10.4.4 Application loads and initializes the DPCM	174
10.4.5 Application requests timing models for cell instances.	
10.5 Model domain issues	
10.5.1 Model domain selection	
10.5.2 Model domain determination.10.5.3 DPCM invokes application modeling callback functions.	
10.5.3 DPCM invokes application modeling callback functions	
10.5.4 Application requests propagation delay.	
10.5.5 DPCM calls application EXTERNAL functions	
10.6 Reentry requirements.	
10.7 Application responsibilities when using a DPCM	
10.7.1 Standard Structure rules	
10.7.2 User object registration.	
10.7.3 Selection of early and late slew values.	
10.7.4 Semantics of slew values.10.7.5 Slew calculations.	
	0,

10.0 110010	cation use of the DPCM	179
	Initialization of the DPCM	
	Context creation	
	Dynamic linking	
	Subrule initialization	
	Use of the DPCM	
	Application control	
	Application execution	
	Termination of DPCM	
	A library organization	
10.9.1	Multiple technologies	
10.9.2	Model names	183
10.9.3	DPCM error handling	
10.10 C lev	Language for EXPOSE and EXTERNAL functions	183
10.10.1	Integer return code	
	The Standard Structure pointer	
	Result structure pointer	
	Passed arguments	
10.10.5	DCL array indexing	184
10.10.6	Conversion to C data types	184
10.10.7	include files.	185
10.11 PIN	and BLOCK data structure requirements	186
	M_STD_STRUCT Standard Structure	
	Alternate semantics for Standard Structure fields	
10.12.2	Reserved fields	190
	Standard Structure value restriction	
10.13 DCN	ATransmittedInfo structure	190
10.14 Envi	ronment or user variables	190
10.15 Proc	edural interface (PI) functions summary	190
10.15.1	Expose functions	191
10.15.1 10.15.2	Expose functions.	
10.15.1 10.15.2 10.15.3	Expose functions. External functions. Deprecated functions.	191 199 202
10.15.1 10.15.2 10.15.3 10.16 Impl	Expose functions. External functions. Deprecated functions.	
10.15.1 10.15.2 10.15.3 10.16 Impl 10.16.1	Expose functions. External functions. Deprecated functions. libdcmlr.	
10.15.1 10.15.2 10.15.3 10.16 Impl 10.16.1 10.16.2	edural interface (PI) functions summary. Expose functions. External functions. Deprecated functions. libdcmlr. Run-time library utility functions.	
10.16.2	Memory control functions	
10.16.2	Memory control functions	
10.16.2	Memory control functions	
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6	Memory control functions	
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6 10.17 PI fu	Memory control functions	
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6 10.17 PI fu 10.17.1	Memory control functions	206
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6 10.17 PI fu 10.17.1 10.17.2	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling functions. Inction table description. Arguments. DCL syntax.	206 206 208 208 208 209 209 209 210
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6 10.17 PI fu 10.17.1 10.17.2 10.17.3	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling functions. Inction table description. Arguments. DCL syntax. C syntax.	206 206 208 208 208 209 209 209 210 210
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6 10.17 PI fu 10.17.1 10.17.2 10.17.3 10.18 PI fu	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling functions. Motion descriptions.	206 206 208 208 208 209 209 209 210 210 210
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6 10.17 PI fu 10.17.1 10.17.2 10.17.3 10.18 PI fu 10.18.1	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling related functions.	206 206 208 208 208 209 209 209 210 210 210 210 210
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6 10.17 PI fu 10.17.1 10.17.2 10.17.3 10.18 PI fu 10.18.1 10.18.2	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling functions. Modeling functions. Inction table description. Arguments. DCL syntax. C syntax. Interconnect loading related functions. Interconnect delay related functions.	206 206 208 208 208 209 209 209 210 210 210 210 210 217
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6 10.17 PI fu 10.17.1 10.17.2 10.17.3 10.18 PI fu 10.18.1 10.18.2 10.18.3	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling functions. Modeling functions. Inction table description. Arguments. DCL syntax. C syntax. Interconnect loading related functions. Interconnect delay related functions. Functions accessing netlist information.	206 206 208 208 208 209 209 209 210 210 210 210 217 221
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6 10.17 PI fu 10.17.1 10.17.2 10.17.3 10.18 PI fu 10.18.1 10.18.2 10.18.3 10.18.4	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling functions. Modeling functions. motion table description. Arguments. DCL syntax. C syntax. Interconnect loading related functions. Interconnect delay related functions. Functions accessing netlist information.	206 206 208 208 208 209 209 209 210 210 210 210 217 221 229
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6 10.17 PI fu 10.17.1 10.17.2 10.17.3 10.18 PI fu 10.18.1 10.18.2 10.18.3 10.18.4 10.18.5	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling functions. Modeling functions. motion table description. Arguments. DCL syntax. C syntax. Interconnect loading related functions. Interconnect delay related functions. Functions accessing netlist information. Functions getting/setting model information.	206 206 208 208 209 209 209 210 210 210 210 210 217 221 229 231
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6 10.17 PI fu 10.17.1 10.17.2 10.17.3 10.18 PI fu 10.18.1 10.18.2 10.18.3 10.18.4 10.18.5 10.18.6	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling functions. Modeling functions. motion table description. Arguments. DCL syntax. C syntax. Interconnect loading related functions. Interconnect delay related functions. Functions accessing netlist information. Functions getting/setting model information. Functions importing instance name information.	206 206 208 208 208 209 209 210 210 210 210 210 217 217 221 229 231 244
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6 10.17 PI fu 10.17.1 10.17.2 10.17.3 10.18 PI fu 10.18.1 10.18.2 10.18.3 10.18.4 10.18.5 10.18.6 10.18.7	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling functions. DCL syntax. C syntax. C syntax. Interconnect loading related functions. Interconnect delay related functions. Functions accessing netlist information. Functions exporting limit information. Functions getting/setting model information. Functions importing instance name information. Process information functions.	206 206 208 208 208 209 209 210 210 210 210 210 217 221 221 229 231 244 246
10.16.2 10.16.3 10.16.4 10.16.5 10.16.6 10.17 PI fu 10.17.1 10.17.2 10.17.3 10.18 PI fu 10.18.1 10.18.2 10.18.3 10.18.4 10.18.5 10.18.6 10.18.7 10.18.8	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling functions. DCL syntax. C syntax. C syntax. Interconnect loading related functions. Interconnect delay related functions. Functions accessing netlist information. Functions exporting limit information. Functions getting/setting model information. Functions importing instance name information. Process information functions. Miscellaneous standard interface functions.	206 206 208 208 208 209 209 209 210 210 210 210 210 217 221 229 231 244 246 247
10.16.2 10.16.3 10.16.4 10.16.5 10.17 PI fu 10.17.1 10.17.2 10.17.3 10.18 PI fu 10.18.1 10.18.2 10.18.3 10.18.4 10.18.5 10.18.6 10.18.7 10.18.8 10.18.9	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling functions. Marguments. DCL syntax. C syntax. C syntax. Interconnect loading related functions. Interconnect delay related functions. Functions accessing netlist information. Functions getting/setting model information. Functions getting/setting model information. Functions simporting instance name information. Process information functions. Miscellaneous standard interface functions. Power-related functions.	206 206 208 208 208 209 209 210 210 210 210 210 217 221 221 229 231 244 246
10.16.2 10.16.3 10.16.4 10.16.5 10.17 PI fu 10.17.1 10.17.2 10.17.3 10.18 PI fu 10.18.1 10.18.2 10.18.3 10.18.4 10.18.5 10.18.6 10.18.7 10.18.9 10.19 Appl	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling functions. Marguments. DCL syntax. C syntax. Interconnect loading related functions. Interconnect delay related functions. Functions accessing netlist information. Functions exporting limit information. Functions getting/setting model information. Functions importing instance name information. Process information functions. Miscellaneous standard interface functions. Power-related functions. Power-related functions.	206 206 208 208 209 209 209 210 210 210 210 210 217 221 229 231 244 244 246 247 257
10.16.2 10.16.3 10.16.4 10.16.5 10.17 PI fu 10.17.1 10.17.2 10.17.3 10.18 PI fu 10.18.1 10.18.2 10.18.3 10.18.4 10.18.5 10.18.6 10.18.7 10.18.9 10.19 Appl	Run-time library utility functions. Memory control functions. Message and error control functions. Calculation functions. Modeling functions. Marguments. DCL syntax. C syntax. C syntax. Interconnect loading related functions. Interconnect delay related functions. Functions accessing netlist information. Functions getting/setting model information. Functions getting/setting model information. Functions simporting instance name information. Process information functions. Miscellaneous standard interface functions. Power-related functions.	206 206 208 208 208 209 209 210 210 210 210 210 210 217 221 229 231 244 244 246 247 257 265

10.20 Appli	ication and library interaction	
10.20.1	behavior model domain	
10.20.2	vectorTiming and vectorPower model domains	
10.20.3	Power unit conversion	
10.20.4	Vector power calculation	
10.21 Paras	itic analysis	
10.21.1	Assumptions	
	Parasitic networks	
	Basic definitions	
10.21.4	Parasitic element data structure	
	Coordinates	
	Parasitic subnets	
	Pin parasitics	
	Modeling internal nodes	
	Load and interconnect models	
	Obtaining parasitic networks	
10.21.11	Persistent storage of load and interconnect models	
	Calculating effective capacitances and driving resistances	
	Parasitic estimation	
	Threshold voltages	
	Obtaining aggressor window overlaps	
10.22 Noise	e analysis	311
10 22 1	Types of noise	312
10 22 2	Noise models	313
10.22.3	Noise waveforms	
10.22.4	Noise madels	
10.22.5	Calculating composite noise at cell inputs	
10.22.6	Calculating composite noise at cell outputs	
10.22.7	Setting noise budgets.	
10.22.8	Setting noise budgets Reporting noise violations y and slew calculations for differential circuits	
10.23 Delay	y and slew calculations for differential circuits	
10.23.1	Sample figures	
10.23.2	appGetArrivalOffsetsByName	
10.23.3	API extensions for function modeling	
10.23.4	Explicit APIs for user-defined primitives	
10.23.5	APIs for hierarchy	
10.23.6	Built-in APIs for function modeling	
10.23.7	API Extensions for VECTOR modeling	
10.23.8	Built-in APIs for function modeling API Extensions for VECTOR modeling APIs for XWF	
10.23.9	Extensions and changes to voltages and temperature APIs	356
10.23.10	Operating conditions On-chip process variation	358
10.23.11	On-chip process variation	
10.23.12	Accessing properties and attributes	
10.23.13	APIs for attribute within a PIN object	
10.23.14	Connectivity	
	Control of timing arc existence and state	
10.23.16	Modeling cores Default pin slews and interface version calls	
	API to access library required resources	
	Resource types	
10.23.20	Library extensions for phase locked loop processing	
	API definitions for external conditions.	
	Extensions for listing pins	
	Memory BIST mapping	
10.23.24	dpcmGetCellTestProcedure	
		C,

10.24 Interconnect delay calculation intraface	419
10.24.1 Control and data flows	
10.24.2 Model generation functions	
10.24.3 Calculation functions.	
10.24.4 Cell calculation functions.	
10.24.5 ICM initialization	
10.25 DCL run-time support.	
10.25.1 Array manipulation functions.	
10.25.2 Memory management.	
10.25.3 Structure manipulation functions.	
10.25.4 Initialization functions.	443
10.26 Calculation functions.	
10.26.1 delay	
10.26.2 slew	
10.26.3 check	
10.20.3 Check	
10.27.1 modelSearch.	
10.27.1 Mode operators	
10.27.2 Mode operators	
10.27.3 Afrivation in fighting	
10.27.5 Edge propagation communication to the DPCM	
10.27.6 newTimingPin 10.27.7 newDelayMatrixRow	
10.27.7 new Delay Man IXKow.	
10.27.8 newNetSinkPropagateSegments	
10.27.9 newNetSourcePropagateSegments	
10.27.10 newPropagateSegment	
10.27.11 newTestMatrixRow	
10.27.12 newAltTestSegment	
10.27.13 Interactions between interconnect modeling and modeling functions	
10.28 Deprecated functions. 10.28.1 Parasitic handling.	
10.28.1 Parasitic handling.	
10.28.2 Array manipulation functions	
10.28.1 Farasitic naturing	
10.28.4 Initialization functions	
10.29 Standard Structure (std_stru.n) file	
10.30 Standard macros (std_macs.n) file	
10.31 Standard interface structures (dcmintf.h) file10.32 Standard loading (dcmload.h) file	
10.32 Standard loading (dcmload.n) file	
10.35 Standard debug (demdebug.n) file	
10.34 Standard array (demgarray.h) file	
10.35 Standard user array defines (demuarray.h) file	
10.36 Standard platform-dependency (dcmpltfm.h) file.10.37 Standard state variables (dcmstate.h) file.	
11.2 Targeted applications for SPEF	
11.3 SPEF specification.	
11.3.1 Grammar	
11.3.2 Escaping rules.	
11.3.3 File syntax	
11.3.4 Comments	
11.3.5 File semantics.	
11.4 Examples	
11.4.1 Basic *D_NET file	
11.4.2 Basic *R_NET file	
11.4.3 *R_NET with poles and residues plus name mapping	

11.4.5 *R_NET with poles and residues plus t	riplet par_value	618
11.4.0 Meiging SPEF file header section with *VAP	IATION_PARAMETERS definition	019 624
	ity information in a SPEF file	
Annex A (normative) Implementation requirements.		
Annex B (informative) IEEE List of Participants		
	TEE. © 2009 IEEE. All rights reserved.	

Table of Tables

Table 1—Key	ywords		20
Table 2—DC	L predefined references to Standard Structure f	ields	23
Table 3—DC	L compiler generated predefined identifiers		
Table 4—Edg	ge types and conversions		29
Table 5—Prop	pagation mode conversions		29
	culation mode conversions		
Table 7—TES	ST TYPE conversions		
	ity operator		
	ning resolution modes		
	st mode operators table		
	athematical operators		
	gical operators		
	athematical operator precedence (high to low)		
Table 14—Lo	ogical operator precedence (high to low)		
Table 15—Tv	pe definition for ACTIVE_HISTORY_TYPE		75
	ermitted activityCode values		
	pe definition for HISTORY_TYPE		
	ale history info message types		
	ble History inform message types		
	ermitted kind values		
	OAD HISTORY TYPE		
Table 22-CI	ELL_LIST_TYPE		
Table 23—11	EI AV DEC TVDE		
Table 24-DI	ELAY REC_TYPE		
Table 25-SL	JEW_KEC_ITPE		
Table 20-Cr	HECK_REC_TYPE		
Table 27-CC			
Table 28-Cf	ELL_DATA_TYPE CDB_TYPE		
Table 29-CC			
Table 30—PI	N_ASSOCIATION		80
Table 31—PA	ATH_DATA_TYPE		80
Table $32 - 81$	ID_STRUCT		80
Table 33—Al	RGV	•	81
	ONTROL_PARM		
Table 35—Li	brary function floor	~	
Table 36—Li	brary function ifloor brary function ceil		
Table 37—Li	brary function ceil		
	brary Function iceil		
	brary function rint		
	brary function round		97
	brary function trunc		
	brary function itrunc		98
	brary function map_tech_family		98
	brary function current_tech_type		98
	brary function subrule_tech_type		98
Table 46—Li	brary function subrule_tech_type		99
Table 47—Lil	brary function get_technology_list	·····	99
	brary function cos		99
	brary function sin		
Table 50—Lil	brary function tan		
	brary function new_plane		
	brary function get_plane_name		
Table 53—Lil	brary function get_space_name		
			())

Table 54—Library function get max spaces	
Table 55—Library function get max planes	
Table 56—Library function get space coordinate	
Table 57—Library function get plane coordinate	101
Table 58—Library function set busy wait	101
Table 59—Library function change_debug_level	
Table 60—Library function get caller stack	
Table 61—Library function GET LOAD HISTORY	
Table 62—Library function GET_CELL_LIST	
Table 63—Library function GET_ROW_COUNT	
Table 64—Library function STEP_TABLE	
Table 65—Library function GET_LOAD_PATH	103
Table 66—Library function GET_RULE_NAME	
Table 67—Library function ADD_RULE	
Table 68—Data type clause	118
Table 69—Arc data types	
Table 70—Validity of predefined identifiers for STORE clause	
Table 71-Logic operators (valid for behavior, vectorTiming, and vectorPower model domains)	
Table 72—Logical equivalence operators (valid for behavior model domain)	
Table 73—Unary bitwise operators (valid for behavior, vectorTiming, and vectorPower model	domains)
	134
Table 74—Binary bitwise operators (valid for behavior, vectorTiming, and vectorPower model	
Table 75—Binary operators (valid for behavior model domain)	
Table 76—Node primitives for control operators (valid for behavior model domain)	
Table 77-Node primitives for edge operators (continued) (valid for behavior, vectorTir	
vectorPower model domains)	
Table 78—Node primitives for precedence control operators (valid for behavior model domain)	
Table 79-Node primitives for constant operators (valid for behavior, vectorTiming, vectorPow	
domains)	136
Table 80—Node primitives for user-defined operators	
Table 81—Node primitives for miscellaneous operators.	
Table 82—Binary reduction operators	138
Table 82—Binary reduction operators. Table 83—Bitwise reduction operators. Table 84—Logical reduction operators.	
Table 84—Logical reduction operators	140
Table 85—Array of bits operators	141
Table 86—Edge operators Table 87—Higher function nodes	
Table 87—Higher function nodes	143
Table 88—Constant value nodes	146
Table 89—Miscellaneous operators	
Table 91—Valid modifier enumerations for given node primitive operators	148
Table 92—Syntax for a GroupPinString	
Table 93—Syntax for a GroupConditionString	
	164
Table 95—Syntax for a condition_expression.	
Table 96—PinName_Identifier semantics	
Table 97—PinName_Level semantics.	
Table 98—PinName_State semantics.	
Table 99—Condition expression operators	
Table 100—Interaction between multiple technologies and application	
Table 101—Return code most significant byte	
Table 102—Return code least significant bytes	
Table 103—Data types defined in DCL and C	
Table 104—Header files	
Table 105—Predefined macro names	

Table 106—Alternate semantics for Standard Structure fields	189
Table 107—Expose functions	
Table 108—External functions	
Table 109—Deprecated functions.	
Table 109 Deprecated rate of state Table 110—libdcmlr functions.	
Table 111—Module control functions	
Table 112—Memory control functions	
Table 112—Memory control functions	
Table 115—Message and error control functions	
Table 115—Modeling functions	
Table 116 — PI function table example Table 117 — Standard Structure field semantics	
Table 118 appGetTotalLoadCapacitanceByPin. Table 110	
Table 119—appGetTotalLoadCapacitanceByName	
Table 120—appGetTotalPinCapacitanceByPin	
Table 121—appGetTotalPinCapacitanceByName	
Table 122—appGetSourcePinCapacitanceByPin	
Table 123—appGetSourcePinCapacitanceByName	
Table 124—dpcmGetDetCellSize	
Table 125—appGetCellCoordinates	
Table 126—appGetCellOrientation	
Table 127—dpcmGetEstLoadCapacitance	
Table 128—dpcmGetEstWireCapacitance	
Table 129—dpcmGetEstWireResistance	
Table 130—dpcmGetPinCapacitance	
Table 131—dpcmGetCellIOlists	217
Table 132—appGetRC	
Table 133—dpcmGetDelayGradient	219
Table 132—appGetRC Table 133—dpcmGetDelayGradient Table 134—dpcmGetSlewGradient Table 125	
Table 135—dpcmGetEstimateRC. Table 136—dpcmGetDefPortSlew.	
Table 136—dpcmGetDefPortSlew	
Table 137—dpcmGetDetPortCapacitance	221
Table 138—appGetNumDriversByPin. Table 139—appGetNumDriversByName.	
Table 139—appGetNumDriversByName	
Table 140—appForEachParallelDriverByPin	
Table 141—appForEachParallelDriverByName	
Table 142—appGetNumPinsByPin	
Table 142—appGetNumPinsByPin Table 143—appGetNumPinsByName	
Table 144—appGetNumSinksByPin.	
Table 145—appGetNumSinksBvName	
Table 146—dpcmAddWireLoadModel. Table 147—dpcmGetWireLoadModel.	
Table 147—dpcmGetWireLoadModel.	
Table 148—dpcmGetWireLoadModelForBlockSize	
Table 149—appGetInstanceCount.	
Table 150—dpcmGetCapacitanceLimit	
Table 151—dpcmGetSlewLimit	
Table 152—dpcmGetXovers	
Table 153—dpcmGetFunctionalModeArray.	
Table 154—dpcmGetBaseFunctionalMode	232
Table 155—appGetCurrentFunctionalMode	
Table 156—dpcmGetControlExistence	
Table 157—dpcmSetLevel	
Table 157 apemSelecver Table 158 dpcmGetLibraryAccuracyLevelArrays.	
Table 159—dpcmSetLibraryAccuracyLevel	
Table 160—dpcmGetExposePurityAndConsistency.	
Table 160—apcinicetExposer unityAndConsistency	

T 11 1/0		227
	-DCM_Consistency	
	-dpcmGetRailVoltageArray	
Table 164–	-dpcmGetBaseRailVoltage	238
Table 165–	-appGetCurrentRailVoltage	
Table 166–	-dpcmGetWireLoadModelArray	
	-dpcmGetBaseWireLoadModel	
	-appGetCurrentWireLoadModel	
	-dpcmGetBaseTemperature	
	-dpcmGetBaseOpRange	
	-dpcmGetOpRangeArray	
	appGetCurrentTemperature	
	appGetCurrentOpRange	
	-dpcmGetTimingStateArray	
	-appGetCurrentTimingState	
	-dpcmGetCellList	
	-appGetCellName	
	-appGetHierPinName	
	-appGetIherBlockName	
	-appGetHierNetName	
	-dpcmGetThresholds	
Table 182–	-appGetThresholds	247
Table 183-	-appGetExternalStatus	
Table 184–	-appGetVersionInfo	
Table 185–	-appGetResource	
Table 186–	-dpcmGetRuleUnitToSeconds	
	-dpcmGetRuleUnitToOhms	
Table 188–	-dpcmGetRuleUnitToFarads	
Table 189_	-dncmGetRuleUnitToHenries	251
Table 190-	-dpcmGetRuleUnitToWatts	
Table 191–	-dpcmGetRuleUnitToJoules	
Table 192–	-dpcmGetRuleUnitToJoules	252
Table 193–	-dpcmGetParasiticCoordinateTypes	253
Table 194–	-dpcmIsSlewTime	253
Table 195–	-dpcmIsSlewTime	254
Table 196-	-dpcmGetVersionInfo	254
Table 197	-dpcmHoldControl	255
	-dpcmFillPinCache	
	-dpcmFreePinCache	
	appRegisterCellInfo	
	-dpcmGetCellPowerInfo	
	1	
Table 202-	-dpcmGetCellPowerWithState -dpcmGetAETCellPowerWithSensitivity	
	-Integer LSB example	
	-Mask encoding	
Table 200-	-dpcmGetPinPower	
	-dpcmAETGetSimultaneousSwitchTime	
	-dpcmGroupGetSettlingTime	
	-dpcmGroupGetSimultaneousSwitchTime	
	-dpcmCalcPartialSwingEnergy	
	-dpcmSetInitialState	
	-dpcmFreeStateCache	
	-appGetStateCache	
	-dpcmGetNetEnergy	
	-parasiticElement structure	
1able 217–	-Parasitic element variables	

Table 218_	-DCM ElementTypes	271
	-Node variables	
	-Value variables	
	-Coordinate structure	
	–coordinate structure	
	-DCM NodeTypes	
	-dpcmCreateSubnetStructure	
	-dpcmGetDefaultInterconnectTechnology	
	-dpcmScaleParasitics	
	-dpcmGetSinkPinParasitics	
Table 228	-dpcmGetSourcePinParasitics dpcmGetPortNames	
Table 230-	Application timing arcs	
	-dpemBuildLoadModels	
	-dpcmBuildInterconnectModels	
	-appGetInterconnectModels	
	-appGetLoadModels	
	-appGetParasiticNetworksByPin	
	-appGetParastiteNetworksByName	
	-dpcmPassivateLoadModels	
	-dpcmPassivateInterconnectModels	
	-dpcmRestoreLoadModels	
Table 240–	-dpcmRestoreInterconnectModels	
Table 241–	-appGetCeff	295
Table 242–	-dpcmCalcCeff	
Table 243–	-dpcmCalcSteadyStateResistanceRange	
	-dpcmCalcTristateResistanceRange	
Table 245–	-appSetCeff	
Table 246–	-dpcmCaleCouplingCapacitance	
Table 247–	-dpcmCalcSubstrateCapacitance	
Table 248–	-dpcmCalcSegmentResistance	
Table 249–	-Manufacturing layer type values	
Table 250–	-dpcmGetLayerArray -dpcmGetRuleUnitToMeters	
Table 251–	-dpcmGetRuleUnitToMeters	
Table 252–	-dpcmGetRuleUnitToAmps -appGetDriverThresholds	
Table 253–	-appGetDriverThresholds	
Table 254–	-appGetAggressorOverlapWindows	
Table 255–	-appSetAggressorInteractWindows	
Table 256–	-appGetOverlapNWFs.	
Table 257–	-appSetDriverInteractWindows	
Table 258–	-dpcmCalcOutputResistances	
Table 259–	-DCM_NoiseTypes	
Table 260–	-docmGetLibraryNoiseTypesArray	
Table 261–	-appNewNoiseCone	
Table 262–	-NWF type	
Table 263–	–PWF type	
Table 264–	-PWFdriverModel	
Table 265–	-dpcmGetPWFarray	
	-dpcmCreatePWF	
Table 267–	-dpcmCopyNWFarray	
Table 268–	-dpcmCopyPWF	
	-dpcmCreatePWFdriverModel	
Table 270–	-dpcmGetPWFdriverModelArray	
	-dpcmGetSinkPinNoiseParasitics	
	-dpcmGetSourcePinNoiseParasitics	
	-dpcmBuildNoiseInterconnectModels	
		U

	-dpcmBuildNoiseLoadModels	
Table 275–	-driverPinNoise	
Table 276–	-dpcmCalcInputNoise	
Table 277–	-relatedPinNoise	
Table 278–	-dpcmCalcOutputNoise	
	-appForEachNoiseParallelDriver	
	-dpcmSetParallelRelatedNoise	
	-appSetParallelOutputNoise	
	-dpcmSetNoiseLimit	
	-noiseViolationInfo	
	appSetNoiseViolation	
	dpcmGetNoiseViolationDetails	
	appGetArrivalOffsetsByName	
	appGetArrivalOffsetArraysByName	
	-Arc ordering	
	-PathDataBlock->modifiers enumeration values for priority operation	
	-DCM TestTypes	
	-dpcmPerformPrimitive	
	-appGetArcStructure	
	-dpcmGetNodeSensitivity	
Table 294	-dpcmModelMoreFunctionDetail	350
Table 295	-XWF APIs	353
Table 296	–XWF APIs –appSetXWF	354
Table 297	-appGetXWF	355
Table 298	-dpcmCalcXWF	356
Table 299	-dpcmGetCellRailVoltageArray	356
Table 300-	-dpcmGetBaseCellRailVoltageArray	357
Table 301_	_dncmGetBaseCellTemperature	358
Table 302	-dpcmGetOpPointArray	359
Table 302	-dpcmGetBaseOnPoint	359
Table 304	-dpcmGetBaseOpPoint	360
Table 305_	-DCM ProcessVariations	361
Table 306-	-New predefined identifiers. -DCM_CalculationModes. -dpcmSetCurrentProcessPoint.	362
Table 307-	–DCM CalculationModes	363
Table 308-	_dncmSetCurrentProcessPoint	363
Table 309	-dpcmGetBaseProcessPoint	364
Table 310-	-dpcmGetProcessPointRange	364
Table 311–	-dpcmGetProcessPointRange -dpcmGetRailVoltageRangeArray	365
Table 312	-dpcmGetCellRailVoltageRangeArray	
Table 313	-dpcmGetTemperatureRange	
Table 314	-dpcmGetCellTemperatureRange	
Table 315-	-dpcmGetPinPinTypeArray.	
Table 316	-dpcmGetPinPinType	
	-dpcmGetPinSignalTypeArray	
	-dpcmGetPinSignalType	
	-dpcmGetPinActionArray	
	-dpcmGetPinAction	
	-dpcmGetPinPolarityArray	
	-dpcmGetPinPolarity	
	-dpcmGetPinEnablePin	
	-dpcmGetPinConnectClass	
	-dpcmGetPinScanPosition.	
	-dpcmGetPinStuckArray	
	-dpcmGetPinStuck	
	-dpcmGetDifferentialPairPin	
	-dpcmGetPathLabel	
14010 02)	-r	U,

Table 330–	-dpcmGetPowerStateLabel	
Table 331–	-dpcmGetCellTypeArray	
Table 332–	-dpcmGetCellType	
Table 333–	-dpcmGetCellSwapClassArray	
Table 334–	-dpcmGetCellSwapClass	
Table 335–	-dpcmGetCellRestrictClassArray	
Table 336–	-dpcmGetCellRestrictClass	
Table 337-	-dpcmGetCellScanTypeArray	
Table 338–	-dpcmGetCellScanType	
	-dpcmGetCellNonScanCell	
Table 340-	-DCM_PinMappingTypes	
Table 341–	appSetVectorOperations	
Table 342	-DCM_VectorOperations	
	-dpcmGetLevelShifter	
	-dpcmGetPinTiePolarity	
	-dpcmGetPinReadPolarity	
	-dpcmGetPinWritePolarity	
	-dpcmGetSimultaneousSwitchTimes	
	-appGetSwitchingBits	
	-dpcmGetFrequencyLimit	
	-appGetPinFrequency	
	-dpcmGetBasePinFrequency	
	-dpcmGetPinJitter	
	-dpcmGetInductanceLimit	
	-dpcmGetOutputSourceResistances	
Table 356–	-appSetPull. -DCM_PullType -dpcmGetPull.	
Table 357–	-dpcmGetPull	
Table 358–	-dpcmGetPinDriveStrength	
Table 359–	-dpcmGetCellVectorPower	
Table 360–	-dpcmGetCellVectorPower -dpcmGetPinConnectivityArrays	
Table 361–	-dpcmGetLibraryConnectClassArray.	
Table 362–	-dpcmGetLibraryConnectivityRules	
Table 363–	-dpcmGetLibraryConnectivityRules -DCM_ConnectRules dpcmGetExistenceGraph	
Table 364–	-dpcmGetExistenceGraph	
Table 365–	-dpcmGetTimingStateGraphs	
	-dpcmGetTimingStateStrings	
	-dpcmGetVectorEdgeNumbers	
	-appSetSignalDivision	
Table 369–	-appSetSignalMultiplication	
Table 370–	-appSetSignalGeneration	
Table 371–		407
Table 372–		
	-dpcmSetResource	409
	-dpcmGetAllResources	
	-DCM_ResourceTypes	
	-appGetExternalDelayByPin	
	-Description of multiArcMultiEdgePath (XXXX are do not care bits)	413
	-appGetExternalDelayByName	414
	-appGetLogicLevelByName	
	-DCM LogicLevel	
	-appGetLogicLevelByPin	
	-dpcmGetPinIndexArrays	
	-dpcmGetSupplyPins	
	-DCM BistInversion	
	—	

Table 386–	-dpcmGetPhysicalBISTMap	418
Table 387–	-dpcmGetLogicalBISTMap	418
Table 388–	-dpcmGetCellTestProcedure	419
Table 389–	-icmBuildLoadModels	
Table 390–	-icmBuildInterconnectModels	
Table 391–	-icmCalcInterconnectDelaySlew	
Table 392–	-icmCalcCellDelaySlew	
Table 393–	-ccmCalcDelaySlew	
Table 394–	-ccmEarlyLateIdentical	
Table 395–	-ccmGetICMcontrolParams	427
	-icmCalcOutputResistances	
Table 397–	cmCalcTotalLoadCapacitances	
	-icmCalcXWF	
	-icmInit	
Table 400–	-demRT_new_DCM_ARRAY	435
	-DCM_ATYPE enumeration	
	-DCM_AINIT enumeration	
	-DCM_ArrayInitUserFunction	
	-dcmRT_sizeof_DCM_ARRAY	
	-dcmRT_claim_DCM_ARRAY	
	-dcmRT_disclaim_DCM_ARRAY	
	-dcmRT_disclaim_DCM_STRUCT	
	-dcmRT_disclaim_DCM_STRUCT	
	-dcmRT_longlock_DCM_STRUCT	
Table 410–	-dcmRT_longunlock_DCM_STRUCT	441
	-dcmRT_getNumDimensions	
Table 412–	-dcmRT_getNumElementsPer	
Table 413–	-dcmRT_getNumElementsdcmRT_getElementType	442
Table 414–	-dcmRT_getElementType	
Table 415–	-dcmRT_arraycmp	443
Table 416–	-dcmRT_InitRuleSystem	
Table 417–	-dcmRT BindRule	445
Table 418–	-dcmRT_AppendRule	446
Table 419–	-dcmRT_UnbindRule	447
Table 420–	-dcmRT_FindFunction	448
Table 421–	-dcmRT_FindAppFunction	448
Table 422–	-dcmRT_QuietFindFunction	449
	-dcmRT_HardErrorRC	
Table 425–	-dcmRT SetMessageIntercept	450
Table 426–		451
Table 427–		
Table 428–	-dcmRT_delete_DCM_STD_STRUCT	
	-dcmRT_setTechnology	
	-dcmRT_getTechnology	
	-dcmRT_getAllTechs	
	-dcmRT_freeAllTechs	
	-dcmRT_isGeneric	454
	-dcmRT_takeMappingOfNugget	454
	-dcmRT_registerUserObject	454
	-dcmRT_DeleteRegisteredUserObjects	
	-dcmRT_DeleteOneUserObject	
	-delay	
	-slew	
	-check	
Table 441–	-modelSearch	459

Table 442—	Mode propagation operators	461
	Mode computation operators for delay and slew	
	Mode operator enumerators for check	
	Edge propagation enumeration pairs	
	Edge propagation communication with DPCM	
	newTimingPin	
	-newDelayMatrixRow	
	newNetSinkPropagateSegments	
	newNetSourcePropagateSegments	
	newPropagateSegment	
	newTestMatrixRow	
Table 452	newAltTestSegment	
Table 454	appGetPiModel	
	appGetPolesAndResidues	
	appGetCeffective	
	-appGetRLCnetworkByPin	
	-appGetKLCnetworkByName	
	-dpcmCatcPiModel	
	-dpcmCalcPolesAndResidues	
	-dpcmCalcCeffective	
	-dpcmSetRLCmember	
	-dpcmAppendPinAdmittance	
	-dpcmDeleteRLCnetwork	
	-dcm copy DCM ARRAY	
	-dcm new DCM ARRAY	
Table 467—	-dcm_sizeof_DCM_ARRAX	483
	-dcm lock DCM ARRAY	
Table 469	-dcm unlock DCM ARRAY	
Table 470—	-dcm lock DCM STRUCT	
Table 471—	-dcm_unlock_DCM_STRUCT	
Table 472—	-dcm_getNumDimensions	
Table 473—	-dcm_getNumElementsPer	
Table 474—	-dcm_getNumElements	
Table 475—	-dcm_getNumElements	
Table 476—	-dcm_arraycmp -dcmCellList	
Table 477—	-dcmCellList	
Table 479—	-dcmSetNewStorageManager -dcmMalloc	
Table 480—		
Table 481—	-dcmRealloc	
Table 484—	-dcmUnbindRule	490
Table 485—	-demFindFunction	
	-dcmFindAppFunction	
	-dcmQuietFindFunction	
	-dcmMakeRC	
Table 489—	-dcmHardErrorRC	
Table 490—	-dcmSetMessageIntercept	
Table 491—	-dcmIssueMessage	
Table 492—	-dcm_rule_init	
Table 493—	-DCM_new_DCM_STD_STRUCT	
Table 494—	-DCM_delete_DCM_STD_STRUCT	
	-dcm_setTechnology	
	-dcm_getTechnology	
Table 497—	-dcm_getAllTechs	

Table 498–	-dcm freeAllTechs	
	-dcm_isGeneric	
	-dcm_mapNugget	
	-dcm_takeMappingOfNugget -dcm_registerUserObject	
	-dcm_DeleteRegisteredUserObjects	
Table 504-		
Table 505–	-Design flow values	
Table 506-	-conn_attr -Variation effect equations	
14010-007-		
	Would elect equations.	
	Published by IEC under license from IEEE. @ 2009 IEEE. All rights reserved.	

Table of BNF Syntax

Syntax 7.1: token	
Syntax 7.2: identifier	
Syntax 7.3: double quoted character	
Syntax 7.4: constant	
Syntax 7.5: string literal	
Syntax 7.6: operator	
Syntax 7.7: punctuator	
Syntax 7.8: native type	
Syntax 7.9: mathematical type	
Syntax 7.7. mathematical_type	
Syntax 7.11 aggregate type	
Syntax 7.12: aggregate_access	
Syntax 7.13: array_type	
Syntax 7.14: var	
Syntax 7.15: cast	
Syntax 7.16: new_operator	
Syntax 7.17: scope_change	
Syntax 7.18: launch	
Syntax 7.19: FORCE operator	
Syntax 7.20: array_index	
Syntax 7.21: statement_call	
Syntax 7.22: method_statement_calh	
Syntax 7.23: assign_variable_reference	
Syntax 7.24: store_variable_reference	5(
Syntax 7.25: expression	
Syntax 7.26: discrete_expression	
Syntax 7.27: logical_expression	
Syntax 7.29: rogical_expression Syntax 7.28: pin_range_list Syntax 7.29: c_statement_reference Syntax 7.30: passed_clause	
Syntax 7.29: c_statement_reference	
Syntax 7.30: passed_clause	
SVNIAX / 31° result projoivpe	
Syntax 7.32: conditional_result Syntax 7.33: local_clause	
Syntax 7.33: local_clause	6
Syntax 7.34: default_clause	
Syntax 7.25. default clause (result variable)	6'
Syntax 7.36: prototype_modifier Syntax 7.37: common_prototype Syntax 7.38: tabledef_prototype	
Syntax 7.37: common prototype	
Syntax 7.38: tabledef prototype	
Syntax 7.39: load_table_prototype	
Syntax 7.40: add_row_prototype	
Syntax 7.41: delay prototype	
Syntax 7.42: check prototype	
Syntax 7.43: submodel prototype	
Syntax 7.44: typedef	
Syntax 7.45: expose_statement	
Syntax 7.46: external_statement	
Syntax 7.47: internal statement	
Syntax 7.48: constant statement	
Syntax 7.49: collocation_body	
Syntax 7.50: calc statement	
Syntax 7.50: care_statement	
Syntax 7.51: assign_statement	
Syntax 1.32. Usiay_Statement	
Syntax 7.53: slew statement	

Syntax 7.54: check statement		.74
Syntax 7.55: check statement		
Syntax 7.56: ABS.		
Syntax 7.57: IMAG PART		
Syntax 7.58: REAL PART		
Syntax 7.59: EXPAND		
Syntax 7.60: IS EMPTY		
Syntax 7.61: NUM DIMENSIONS		
Syntax 7.62: NUM ELEMENTS		
Syntax 7.63: ISSUE MESSAGE		
Syntax 7.64: PRINT VALUE		
Syntax 7.65. SOURCE STRANDS MSB		
Syntax 7.66: SOURCE STRANDS LSB		
Syntax 7.67. SINK STRANDS MSB		
Syntax 7.68: SINK STRANDS LSB		
Syntax 7.69: tabledef_statement.		
Syntax 7.70: table statement		
Syntax 7.71: load table statement		
Syntax 7.72: unload_table_statement		
Syntax 7.73: unload table statement		
Syntax 7.74: add row statement		
Syntax 7.75: delete row statement		
Syntax 7.76: subrule_statement.	1	05
Syntax 7.77: subrules_statement.	1	07
Syntax 7.78; tech family statement.	1	09
Syntax 7.79: tech_family_statement.	1	111
Syntax 7.79: tech_family_statement Syntax 7.80: model_procedure	1	112
Syntax 7.80: model_procedure Syntax 7.81: submodel_procedure Syntax 7.82: path_separator_stmt	1	113
Syntax 7.82: path_separator_stmt	1	114
Syntax 7.83: path_statement Syntax 7.84: path_list Syntax 7.85: clkflg_clause	1	115
Syntax 7.84: path_list	1	116
Syntax 7.85: clkflg_clause	1	117
Syntax 7.86: ckttype_clause Syntax 7.87: object_type_clause	1	18
Syntax 7.87: object_type_clause	1	118
Syntax 7.88: data_type_sequence	1	118
Syntax 7.89: bus_statement		
Syntax 7.90: test_statement		
Syntax 7.91: compare_list	1	21
Syntax 7.92: compare_clause	1	21
Syntax 7.93: edges_clause		
Syntax 7.94: test_type_clause	1	22
Syntax 7.95: cycleadj_clause		
Syntax 7.96: checks_clause		
Syntax 7.97: methods_list	1	
	1	
	1	
Syntax 7.100: input_statement		
Syntax 7.101: methods_clause		25
Syntax 7.102: store_clause		26
Syntax 7.103: output_statement.		28
Syntax 7.104: do_statement – BREAK and CONTINUE		30
Syntax 7.105: do_statement		31
Syntax 7.106: statement_reference.		31
Syntax 7.107: statement_reference.	1	32
Syntax 7.108: node_sequence Syntax 7.109: function assignment expression		
Syntax 7.109. runction_assignment_expression		

Syntax 7.110: vector_sequence	
Syntax 7.111: import_export_sequence	
Syntax 7.112: properties_statement	
Syntax 7.113: setvar_statement	
Syntax 7.114: embedded_C_code	
Syntax 7.115: subrule	
Syntax 7.116: pragma_declare	,
Syntax 11.1: Alphanumeric characters	
Syntax 11.2: SPEF names	
Syntax 11.3: SPEF_file	
Syntax 11-4: header_def	
Syntax 1.3 unit def	
Syntax 11 6: name map	
Syntax 11.7. power_def	
Syntax 11.8: external_def	
Syntax 11.9: conn attr	
Syntax 11.10: define def	
Syntax 11.11: variation def	
Syntax 11.12: internal def	,
Syntax 11.13: d net	,
Syntax 11.14: conn sec	
Svntax 11.15: cap sec	
Syntax 11.16: res_sec	
Syntax 11.17: induc sec	
Syntax 11.18: r net	
Syntax 11.19: load_desc	
Syntax 11.20: d_pnet	
Syntax 11.21: pconn sec	

589

Syntax 11.22: pcap_sec....

Syntax 11.25: r_pnet.....

Syntax 11.23: pres_sec..... Syntax 11.24: pinduc_sec....

Table of Figures

Figure 1—High-level DPCS architecture linkage structure	
Figure 2—Function graph form	110
Figure 3—DPCM/application procedural interface	173
Figure 4—PIN and PINLIST.	
Figure 5—Parallel drivers example	
Figure 6—Subnet node mapping	
Figure 7—Differential buffer chain	
Figure 8—Timing models for a differential buffer chain	
Figure 9—Arrival offsets for differential signals	
Figure 10—Priority operation	
Figure 1 Precedence	
Figure 12 – Strand ranges	3/6
Figure 12—Strand ranges	
Figure 15— various methods of using A wir to model waveforms for siew computation	
Figure 14—Propagation of XWF "handles" by application	
Figure 15—Application, CCM and ICM control and data flows	
Figure 16—Clock separation	
Figure 17—Bias calculation	
Figure 18—Clock pulse width	
Figure 19—Sample MODELPROC results	
Figure 20—Additional MODELPROC results	
Figure 21—Capacitance value example	
Figure 22—Equation for poles and residues	
Figure 23—Example RC network	
Figure 24—SPEF targeted applications	
Figure 24—SPEF targeted applications	TT
Published by IEC under license from IEEE. © 2009 IEEE. All rights reserved.	

Delay and power calculation standards -

Part 1: Integrated circuit delay and power calculation systems FOREWORD 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising

1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation.

IEEE Standards documents are developed within IEEE Societies and Standards Coordinating Committees of the IEEE Standards Association (IEEE-SA) Standards Board. IEEE develops its standards through a consensus development process, which brings together volunteers representing varied viewpoints and interests to achieve the final product. Volunteers are not necessarily members of IEEE and serve without compensation. While IEEE does not independently evaluate, test, or verify the accuracy of any of the information contained in its standards. Use of IEEE Standards documents is wholly voluntary. IEEE documents are made available for use subject to important notices and legal disclaimers (see http://standards.ieee.org/IPR/disclaimers.html for more information).

IEC collaborates closely with IEEE in coordance with conditions determined by agreement between the two organizations.

- 2) The formal decisions of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees. The formal decisions of IEEE on technical matters, once consensus within IEEE Societies and Standards Coordinating Committees has been reached, is determined by a balanced ballot of materially interested parties who indicate interest in reviewing the proposed standard. Final approval of the IEEE standards document is given by the IEEE Standards Association (IEEE-SA) Standards Board.
- 3) IEC/IEEE Publications have the form of recommendations for international use and are accepted by IEC National Committees/IEEE Societies in that sense. While all reasonable efforts are made to ensure that the technical content of IEC/IEEE Publications is accurate, IEC or IEEE cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications (including IEC/IEEE Publications) transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC/IEEE Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC and IEEE do not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity IEC and IEEE are not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or IEEE or their directors, employees, servants or agents including individual experts and members of technical committees and IEC National Committees, of volunteers of IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Association (IEEE-SA) Standards Board, for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC/IEEE Publication or any other IEC or IEEE Publications.
- 8) Attention is drawn to the normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that implementation of this IEC/IEEE Publication may require use of material covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. IEC or IEEE shall not be held responsible for identifying Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity or scope of Patent Claims or determining whether any licensing terms or conditions provided in connection with submission of a Letter of Assurance, if any, or in any licensing agreements are reasonable or non-discriminatory. Users of this standard are expressly advised that determination of the validity of any patent rights, and the risk of infringement of such rights, is entirely their own responsibility.

International Standard IEC 61523-1/ IEEE Std 1481-2009 has been processed through IEC technical committee 93: Design automation, under the IEC/IEEE Dual Logo Agreement.

This second edition cancels and replaces the first edition, published in 2001, and constitutes a technical revision.

The text of this standard is based on the following documents:


IEEE Std	FDIS	Report on voting
IEEE Std 1481-2009	93/318/FDIS	93/325/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

The IEC Technical Committee and IEEE Technical Committee have decided that the contents of this publication will remain unchanged until the stability date indicated on the IEC web site under "http://webstore.iee.ch" in the data related to the specific publication. At this date, the publication will be

- reconfirmed. •
- withdrawn. .
- , Dreview Oeneraled by the optimized by replaced by a revised edition, or
- amended.

IEEE Std 1481[™]-2009 (Revision of



Royalty-free nonexlcusive permission has been granted by International Business Machines (IBM) Corporation for all written contributions made by IBM under the direction of Harry J. Beatty III.

Revalty-free permission has been granted by Silicon Integration Initiative, Inc. (Si2) to reprint material from Specification for the Open Library Architecture (OLA), Version 2.0-00, March 1, 2003

Abstract: Ways for integrated circuit designers to analyze chip timing and power consistently across a broad set of electric design automation (EDA) applications are covered in this standard. Methods by which integrated circuit vendors can express timing and power information once per given technology are also covered. In addition, the means by which EDA vendors can meet their application performance and capacity needs are discussed.

Application performance and capacity needs are discussed.

IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by the Institute of Electrical and Electronics Engineers, Incorporated.

IEEE Introduction

This introduction is not part of IEEE Std 1481-2009, IEEE Standard for Integrated Circuit (IC) Open Library Architecture (OLA).

The objective of the delay and power calculation system (DPCS) is to make it possible for integrated circuit designers to consistently calculate chip delay and power across electronic design automation (EDA) applications and for integrated circuit vendors to express delay and power information only once per technology while enabling sufficient EDA application accuracy.

This is accomplished by a coordinated set of standards that support a standard method to describe timing and power characteristics of integrated circuit design units (cells and higher level design elements); a standard method for EDA applications to calculate chip design instance specific delay, slew, and power for logic and interconnects; and standard file formats to exchange chip parasitic and cluster information.

Notice to users

Laws and regulations

Users of these documents should consult all applicable laws and regulations. Compliance with the provisions of this standard does not imply compliance to any applicable regulatory requirements. Implementers of the standard are responsible for observing or referring to the applicable regulatory requirements. IEEE does not, by the publication of its standards, intend to urge action that is not in compliance with applicable laws, and these documents may not be construed as doing so.

Copyrights

This document is copyrighted by the IEEE. It is made available for a wide variety of both public and private uses. These include both use, by reference, in laws and regulations, and use in private self-regulation, standardization, and the promotion of engineering practices and methods. By making this document available for use and adoption by public authorities and private users, the IEEE does not waive any rights in copyright to this document.

Updating of IEEE documents

Users of IEEE standards should be aware that these documents may be superseded at any time by the issuance of new editions or may be amended from time to time through the issuance of amendments, corrigenda, or errata. An official IEEE document at any point in time consists of the current edition of the document together with any amendments, corrigenda, or errata then in effect. In order to determine whether a given document is the current edition and whether it has been amended through the issuance of amendments, corrigenda, or errata, visit the IEEE Standards Association Web site at http://ieeexplore.ieee.org/xpl/standards.jsp, or contact the IEEE at the address listed previously.

For more information about the IEEE Standards Association or the IEEE standards development process, visit the IEEE-SA Web site at http://standards.ieee.org.

Errata

Errata, if any, for this and all other standards can be accessed at the following URL: http://standards.ieee.org/reading/ieee/updates/errata/. Users are encouraged to check this URL for errata periodically.

<text>

this document is a preview generated by the

Delay and power calculation standards – Part 1: Integrated circuit delay and power calculation systems

IMPORTANT NOTICE: This trial-use standard is not intended to ensure safety, security, health, or environmental protection in all circumstances. Implementers of the trial-use standard are responsible for determining appropriate safety, security, environmental, and health practices or regulatory requirements.

This IEEE document is made available for use subject to important notices and legal disclaimers. These notices and disclaimers appear in all publications containing this document and may be found under the heading "Important Notice" or "Important Notices and Disclaimers Concerning IEEE Documents." They can also be obtained on request from IEEE or viewed at http://standards.ieee.org/IPR/disclaimers.html.

1 Overview

The delay and power calculation system (DPCS))s a coordinated set of standards that support a standard method to describe timing and power characteristics of integrated circuit (IC) design units (cells and higher level design elements); a standard method for electronic design automation (EDA) applications to calculate chip design instance specific delay, slew, and power for logic and interconnects; and standard file formats to exchange chip parasitic and cluster information. The standard specifications covered in this document include

- A description language for timing and power modeling, called the delay calculation language (DCL).
- A software procedural interface (PI) for communications between EDA applications and compiled libraries of DCL descriptions.
- A standard file exchange format for parasitic information about the chip design: Standard Parasitic Exchange Format (SPEF).
- Informative usage examples
- Informative notes

Notes and examples are informative. All other components of this specification are considered normative unless otherwise directed.

1.1 Scope

The scope of this standard focuses on delay and power calculation for integrated circuit design with support for modeling logical behavior and signal integrity.

1.2 Purpose

To improve the IEEE 1481-1999 standard system for integrated circuit designers to more accurately and more completely analyze semiconductor designs across EDA applications and for integrated circuit vendors to express logical behavior, signal integrity, delay, and power information only once per technology while enabling sufficient EDA application accuracy.

1.3 Introduction

The DPCS standard covers delay and power calculation for integrated circuit design with support for modeling logical behavior and signal integrity, which makes it possible for integrated circuit designers to analyze chip tuming and power consistently across a broad set of EDA applications, for integrated circuit vendors to express timing and power information once (for a given technology), and for EDA vendors to meet their application performance and capacity needs. The intended use for this standard is IC timing and power. This standard may be applied to both unit logic cells supplied by the IC vendor and logical macros defined by the IC designer. Although this standard is written toward the integrated circuit supplier and EDA developer, its application applies equally well to representation of timing and power for designer-defined macros (or hierarchical design elements).

These specifications make it possible to achieve consistent timing and power results, but they do not guarantee it. They provide for a single executable software program that computes delay and power based on IC vendor-supplied algorithms (or designer-supplied algorithms for macros) but does not guarantee EDA applications can correctly communicate the design-specific information required for these algorithms. By specifying standard exchange formats for parasitic data and floorplanning information, this standard provides a marked improvement over design environments with no such standards. However, it is the responsibility of the EDA application to correctly correlate the information between these standard exchange files and the actual design. This standard also does not detail how the information contained within the standard exchange files shall be obtained.

As feature sizes for chips have shrink below 0.25 µm, interconnect delay effects have begun to outweigh those of the logic cells. This means placement of cells and wire routing of the interconnects become as important a factor as the type of cell drivers and receivers on the interconnect. As a result, EDA logic design applications (such as synthesis) have begun to interact closely with physical design applications (such as floorplanning and layout). Applications that before could consider only simple delay and power models now need to deal with complex, interrelated delay and power algorithms. Plus, due to the complexities of the delay and power algorithms, the integrated circuit vendor needs to have control of application calculations and not be restricted by the limitations of a broad set of applications demanded by the customers (the designers).

Over the past few years, it has become increasingly apparent that modern very large-scale integration (VLSI) design is no longer bounded only by timing and area constraints. Power has become significantly more important. In an era of hand-held devices, ranging from mobile computing to wireless communication systems, managing and controlling power takes on an important role. Several benefits can be attained from low-power designs in addition to extended battery life. Low-power devices often run at a lower junction temperature, which leads to higher reliability and lower cost cooling systems. There are also several challenges for calculation and modeling of power (and delay) in deep submicron (less then $0.25 \ \mu m$) designs. EDA tools can now accurately calculate and model power by using this DPCS standard.

<page-header><page-header><section-header> the International Electrotechnical Commission, Case Postale 131, 3 rue de Varembé, CH-1211, Genève 20, Switzerland/Suisse (http://www.iec.ch/).