Device embedding assembly technology - Part 2-5: Guidelines - Implementation of a 3D data format for device embedded substrate



## EESTI STANDARDI EESSÕNA

## **NATIONAL FOREWORD**

	This Estonian standard EVS-EN IEC 62878-2-5:2019 consists of the English text of the European standard EN IEC 62878-2-5:2019.
Standard on jõustunud sellekohase teate avaldamisega EVS Teatajas.	This standard has been endorsed with a notification published in the official bulletin of the Estonian Centre for Standardisation.
Euroopa standardimisorganisatsioonid on teinud Euroopa standardi rahvuslikele liikmetele kättesaadavaks 08.11.2019.	Date of Availability of the European standard is 08.11.2019.
Standard on kättesaadav Eesti Standardikeskusest.	The standard is available from the Estonian Centre for Standardisation.

Tagasisidet standardi sisu kohta on võimalik edastada, kasutades EVS-i veebilehel asuvat tagasiside vormi või saates e-kirja meiliaadressile <u>standardiosakond@evs.ee</u>.

ICS 31.180, 31.190

#### Standardite reprodutseerimise ja levitamise õigus kuulub Eesti Standardikeskusele

Andmete paljundamine, taastekitamine, kopeerimine, salvestamine elektroonsesse süsteemi või edastamine ükskõik millises vormis või millisel teel ilma Eesti Standardikeskuse kirjaliku loata on keelatud.

Kui Teil on küsimusi standardite autorikaitse kohta, võtke palun ühendust Eesti Standardikeskusega: Koduleht <a href="https://www.evs.ee">www.evs.ee</a>; telefon 605 5050; e-post <a href="mailto:info@evs.ee">info@evs.ee</a>

#### The right to reproduce and distribute standards belongs to the Estonian Centre for Standardisation

No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying, without a written permission from the Estonian Centre for Standardisation.

If you have any questions about copyright, please contact Estonian Centre for Standardisation:

Homepage www.evs.ee; phone +372 605 5050; e-mail info@evs.ee

# EUROPEAN STANDARD NORME EUROPÉENNE EUROPÄISCHE NORM

**EN IEC 62878-2-5** 

November 2019

ICS 31.180; 31.190

#### **English Version**

# Device embedding assembly technology - Part 2-5: Guidelines - Implementation of a 3D data format for device embedded substrate (IEC 62878-2-5:2019)

Techniques d'assemblage avec intégration d'appareils -Partie 2-5 : Lignes directrices - Mise en œuvre d'un format de données 3D pour un substrat avec appareils intégrés (IEC 62878-2-5:2019) Montageverfahren für eingebettete Bauteile - Teil 2-5: Implementierung eines 3D-Datenformats für Trägermaterial mit eingebetteten Bauteilen (IEC 62878-2-5:2019)

This European Standard was approved by CENELEC on 2019-10-21. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Republic of North Macedonia, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and the United Kingdom.



European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

CEN-CENELEC Management Centre: Rue de la Science 23, B-1040 Brussels

#### **European foreword**

The text of document 91/1557/CDV, future edition 1 of IEC 62878-2-5, prepared by IEC/TC 91 "Electronics assembly technology" was submitted to the IEC-CENELEC parallel vote and approved by CENELEC as EN IEC 62878-2-5:2019.

The following dates are fixed:

- latest date by which the document has to be implemented at national level by publication of an identical national standard or by endorsement
- latest date by which the national standards conflicting with the document have to be withdrawn (dow) 2022-10-21

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CENELEC shall not be held responsible for identifying any or all such patent rights.

#### **Endorsement notice**

The text of the International Standard IEC 62878-2-5:2019 was approved by CENELEC as a European Standard without any modification.

## CONTENTS

Г	JKEWU		5
1	Scop	e	7
2	Norm	ative references	7
3	Term	s and definitions	7
4	Data	definition	10
	4.1	Flow chart design of device embedded substrate	10
	4.2	Applicable range	
	4.2.1		
	4.2.2		
	4.3	Features	13
	4.3.1	General	13
	4.3.2	Device embedded substrate structure	13
	4.3.3	SiP interposer structure	14
	4.3.4	Virtual layer description	15
	4.3.5	Terminal structure and embedded device structure including an SiP	15
	4.3.6	Total design data of an SiP and device embedded substrate	15
	4.4	Data description summary	16
	4.4.1	Type of data and structures	16
	4.4.2		_
	4.5	3D expression	
	4.5.1	General	
	4.5.2		
	4.5.3		
	4.5.4	0	
	4.6	Layer concept	
	4.7	Substrate data	
	4.7.1		
	4.7.2	2 1	
	4.7.3		
	4.7.4	ŭ	
	4.7.5		
	4.7.6		
	4.7.7	ŭ	
	4.7.8		
	4.7.9		
	4.7.1		
	4.8	Defined data	
	4.8.1	General	
	4.8.2		
	4.8.3		
	4.8.4		
	4.8.5		
E	4.8.6	•	
5		organization and data description based on XML schema	
	5.1	General	
	5.2	Data organization of Example 1	
	5.3	Data description of layer stack-up	39

5.4	Data description of device	43
5.5	Data organization of layer	47
5.6	Data description of via	50
5.7	Data description of land	
Bibliogra	phy	53
Figure 1	– Flow chart of design of device embedded substrate	11
Figure 2	- General structure of device embedded substrate	12
-	– Example of device embedded substrate structure	
Figure 4	– Examples of SiPs	14
Figure 5	– Example of virtual layer description	15
Figure 6	– Terminal structure	15
Figure 7	– Structure of SiP on a device embedded substrate	16
Figure 8	– Data structure	18
Figure 9	– One file structure (recommended)	19
Figure 10	) – Two file structure	19
Figure 11	- Definition of coordinates	20
Figure 12	2 – Position definition	20
Figure 13	B – Relation between coordinates and board position	21
	– Layer concept	
Figure 15	5 – Layer construction	22
Figure 16	5 – Simplified layer construction	23
Figure 17	′ – Layer definition of pad connection	24
	B – Layer definition of via connection	
	9 – Rotation direction on X, Y, and Z axes	
Figure 20	) – Point	26
_	– Area	
Figure 22	? – Lines	27
	8 – Letters	28
	– Letter shape	
	5 – Bonding wire information	
	S – Semi-sphere	
	· ' – Truncated pyramid	
	3 – Via	
	9 – Device definition	
•	) – Group	
•	– Data structure of net information	
	2 – Relation of layer definition data	
	B – Land definition	
_	- Relation between hole information and land information	
-	5 – Device with internal connection information	
	5 – Device without internal connection information	
	/ – Cross sectional view of Example 1	
_	B – Data organization of Example 1	38

igure 39 – Data descripion of Example 1				
igure 40 – Layer structure of Example 1				
igure 41 – Data description of layer stack-up				
igure 42 – Configuration of device 1	43			
Figure 43 – Data description of device 1				
igure 46 – Layer view of Example 1	48			
igure 47 – Data description of layers	50			
igure 48 – Type of vias	51			
igure 49 – Data description of vias	51			
igure 50 – Type of lands	52			
igure 51 – Data description of lands	52			
able 1 – Required information				
able 2 – List of data	17			
able 2 – List of data				

#### INTERNATIONAL ELECTROTECHNICAL COMMISSION

## **DEVICE EMBEDDING ASSEMBLY TECHNOLOGY -**

# Part 2-5: Guidelines – Implementation of a 3D data format for device embedded substrate

#### **FOREWORD**

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 62878-2-5 has been prepared by IEC technical committee 91: Electronics assembly technology.

This first edition cancels and replaces IEC PAS 62878-2-5 published in 2015. This edition constitutes a technical revision.

This edition includes the following significant technical changes with respect to the previous edition:

- a) the title has been changed to "Implementation of a 3D data format for device embedded substrate" from "Requirements of design date format for device embedded substrate";
- b) the scope of this implementation has changed to not include SiPs.

The text of this International Standard is based on the following documents:

CDV	Report on voting
91/1557/CDV	91/1589/RVC

Full information on the voting for the approval of this International Standard can be found in the report on voting indicated in the above table.

This document has been drafted in accordance with the ISO/IEC Directives, Part 2.

A list of all parts in the IEC 62878 series, published under the general title *Device embedding* assembly technology, can be found on the IEC website.

Future standards in this series will carry the new general title as cited above. Titles of existing standards in this series will be updated at the time of the next edition.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- · replaced by a revised edition, or
- amended.

A bilingual version of this publication may be issued at a later date.

IMPORTANT – The 'colour inside' logo on the cover page of this publication indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.

#### DEVICE EMBEDDING ASSEMBLY TECHNOLOGY -

# Part 2-5: Guidelines – Implementation of a 3D data format for device embedded substrate

#### 1 Scope

This part of IEC 62878 specifies requirements based on XML schema that represents a design data format for device embedded substrate, which is a board comprising embedded active and passive devices whose electrical connections are made by means of a via, electroplating, conductive paste or printing of conductive material.

This data format is to be used for simulation (e.g. stress, thermal, EMC), tooling, manufacturing, assembly, and inspection requirements. Furthermore, the data format is used for transferring information among printed board designers, printed board simulation engineer, manufacturers, and assemblers.

This part of IEC 62878 applies to substrates using organic material. It neither applies to the re-distribution layer (RDL) nor to the electronic modules defined as M-type business model in IEC 62421.

#### 2 Normative references

There are no normative references in this document.

#### 3 Terms and definitions

For the purposes of this document, the following terms and definitions apply.

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at http://www.electropedia.org/
- ISO Online browsing platform: available at http://www.iso.org/obp

#### 3.1

#### artwork information

information that shows a SiP not included in net and figure data in board (symbol mark, inside of SiP, mould, spacer, remarks, etc.)

#### 3.2

#### board information

total information of a device-embedded substrate, including embedded devices

#### 3.3

#### chip stack

package of semiconductor chips stacked vertically

#### 3.4

#### clearance

area around a through-hole where there is no conductor to prevent electrical connection between a large conductor area, such as that of a power supply or a ground and a plated through-hole