Space product assurance - High-reliability soldering for surface mount, mixed technology and hand-mounted electrical connections



EESTI STANDARDI EESSÕNA

NATIONAL FOREWORD

See Eesti standard EVS-EN 16602-70-61:2022 sisaldab Euroopa standardi EN 16602-70-61:2022 ingliskeelset teksti.

This Estonian standard EVS-EN 16602-70-61:2022 consists of the English text of the European standard EN 16602-70-61:2022.

Standard on jõustunud sellekohase teate avaldamisega EVS Teatajas.

This standard has been endorsed with a notification published in the official bulletin of the Estonian Centre for Standardisation and Accreditation.

Euroopa standardimisorganisatsioonid on teinud Euroopa standardi rahvuslikele liikmetele kättesaadavaks 02.11.2022.

Date of Availability of the European standard is 02.11.2022.

Standard on kättesaadav Eesti Standardimis-ja Akrediteerimiskeskusest.

The standard is available from the Estonian Centre for Standardisation and Accreditation.

Tagasisidet standardi sisu kohta on võimalik edastada, kasutades EVS-i veebilehel asuvat tagasiside vormi või saates e-kirja meiliaadressile <u>standardiosakond@evs.ee</u>.

ICS 25.160.50, 49.140

Standardite reprodutseerimise ja levitamise õigus kuulub Eesti Standardimis- ja Akrediteerimiskeskusele

Andmete paljundamine, taastekitamine, kopeerimine, salvestamine elektroonsesse süsteemi või edastamine ükskõik millises vormis või millisel teel ilma Eesti Standardimis-ja Akrediteerimiskeskuse kirjaliku loata on keelatud.

Kui Teil on küsimusi standardite autorikaitse kohta, võtke palun ühendust Eesti Standardimis-ja Akrediteerimiskeskusega: Koduleht www.evs.ee; telefon 605 5050; e-post info@evs.ee

The right to reproduce and distribute standards belongs to the Estonian Centre for Standardisation and Accreditation No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying, without a written permission from the Estonian Centre for Standardisation and Accreditation.

If you have any questions about copyright, please contact Estonian Centre for Standardisation and Accreditation:

Homepage www.evs.ee; phone +372 605 5050; e-mail info@evs.ee

EUROPEAN STANDARD

EN 16602-70-61

NORME EUROPÉENNE

EUROPÄISCHE NORM

November 2022

ICS 25.160.50; 49.140

Supersedes EN 16602-70-07:2014, EN 16602-70-08:2015, EN 16602-70-38:2019

English version

Space product assurance - High-reliability soldering for surface mount, mixed technology and hand-mounted electrical connections

Assurance produit des projets spatiaux - Soudure haute fiabilité pour les connexions électriques à montage en surface, à technologie combinée et montées à la main

Raumfahrtproduktsicherung - Hochzuverlässige Montage von Oberflächen-Befestigungen und Durchgangslochverbindungen

This European Standard was approved by CEN on 29 August 2022.

CEN and CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration. Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CEN and CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CEN and CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CEN and CENELEC members are the national standards bodies and national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Netherlands, Norway, Poland, Portugal, Republic of North Macedonia, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland, Türkiye and United Kingdom.





CEN-CENELEC Management Centre: Rue de la Science 23, B-1040 Brussels

Table of contents

Europ	ean Fo	reword	13
Introd	uction.		14
1 Sco	pe		21
2 Norı	mative ı	references	22
3 Tern	ns, defi	nitions and abbreviated terms	24
3.1		from other standards	
3.2	Terms	specific to the present standard	24
3.3		viated terms	
3.4	Nomer	nclature	31
4 Prin		of reliable soldered connections	
	_		
_	oaratory	y conditionsy cleanliness	33
5.1	Facility	y cleanlinessnmental conditions	33
5.2			
5.3	-	ng requirements	
5.4		utions against static discharges	
	5.4.1	Overview	34
	5.4.2	General	
	5.4.3	ESD Protected Area	
	5.4.4	Precautions against ESD during manufacturing	
	5.4.5	Protective packaging and ESD protection	
5.5	Equipr	ment and tools	37
	5.5.1	General	
	5.5.2	Brushes	38
	5.5.3	Cutters and pliers	38
	5.5.4	Bending tools	
	5.5.5	Clinching tools	39
	5.5.6	Insulation strippers	40
	5.5.7	Hot air blower	41

		5.5.8	Soldering tools	4′
		5.5.9	Baking and curing ovens	42
	λ	5.5.10	Solder deposition equipment	43
		5.5.11	Automatic component placement equipment	43
		5.5.12	Dynamic wave-solder machines	43
		5.5.13	Selective wave solder equipment	44
		5.5.14	Reflow process equipment	45
		5.5.15	Depanelization tool	47
		5.5.16	Cleanliness testing equipment	47
		5.5.17	Optical microscope	47
		5.5.18	Automatic Optical Inspection (AOI) equipment	47
		5.5.19	X-ray inspection equipment	47
6	Mate	rial sele	ction	49
	6.1			
	6.2		V .	49
		6.2.1	Form	49
		6.2.2	Composition	
		6.2.3	Storage and handling of paste purity	
	6.3	Fluxes		
		6.3.1	Rosin based fluxes	52
	6.4	Solvents	inculation materials	53
	6.5	LIEVINIE	Insulation materials	52
	6.6	Termina	ıls	54
		6.6.1	Materials	54
		6.6.2	Tin, silver, and gold-plated terminals	54
	6.7	Wires		55
	6.8		ed flex	
	6.9	Printed	circuits substrates	55
		6.9.1	Substrates selection	55
		6.9.2	Gold finish on PCBs footprint	55
		6.9.3	PCB design requirements for wave and selective wave soldering	56
	6.10	Compor	nents	56
		6.10.1	General	56
		6.10.2	Moisture sensitive components	57
	6.11	Adhesiv	es, potting, underfill and conformal coatings	57
7	Prena	arations	s prior to mounting and soldering	58

7.1	Genera	al handling	58
7.2	Storage	9	58
λ	7.2.1	Components	58
	7.2.2	PCBs	58
	7.2.3	Materials requiring segregation	58
7.3	Baking	conditions of PCBs	59
7.4	Baking	and storage of moisture sensitive components	59
7.5	Prepara	ation of components, wires, terminals, and solder cups	60
	7.5.1	Damage to insulation	60
	7.5.2	Damage to conductors and braid	60
	7.5.3	Cleaning before soldering	61
	7.5.4	Insulation clearance	61
	7.5.5	Wire lay	61
7.6	Degold	ing and pretinning	61
	7.6.1	General	61
	7.6.2	Solder baths method for degolding and pretinning of components terminations and terminals	62
	7.6.3	Solder iron method for degolding and pretinning	64
	7.6.4	Pretinning processes	64
7.7	Prepara	ation of the soldering tip	65
8 Com	ponent	s mounting requirements prior to soldering	67
8.1	Genera	al requirements	67
8.2	Mounti	ng of through hole components	
	8.2.1	General	67
	8.2.2	Heavy components	
	8.2.3	Metal-case components	
	8.2.4	Glass-encased components	68
	8.2.5	Stress relief of components with bendable leads	68
	8.2.6	Stress relief of components with non-bendable leads	71
	8.2.7	Bending of component leads	
	8.2.8	Lead attachment to PCBs	73
	8.2.9	Mounting of through hole connectors to PCBs	
	8.2.10	Mounting of swage terminals to PCBs	
	8.2.11	Mounting of components to terminals	
8.3	Mounti	ng of surface mount components	79
	8.3.1	General	79

		8.3.3	Inspection of solder paste deposition	80
9	Attac	hment	of conductors to terminals, solder cups and cables	81
	9.1	General		81
	9.2	Wire ter	mination	81
		9.2.1	Breakouts from cables	81
		9.2.2	Insulation clearance	82
	9.3	Turret a	nd straight-pin terminals	82
	9.4	Bifurcat	ed terminals	83
		9.4.1	General	83
		9.4.2	Bottom route	83
		9.4.3	Side route	84
		9.4.4	Top route	85
		9.4.5	Combination of top and bottom routes	86
		9.4.6	Combination of side and bottom routes	86
	9.5		rminals	
	9.6		terminals	
	9.7	Solder o	cups for connector	87
	9.8	Insulation	on sleeving	88
	9.9	Wire an	d cable interconnections	
		9.9.1	General	
		9.9.2	Preparation of wires	89
		9.9.3	Preparation of shielded wires and cables	
		9.9.4	Pre-assembly of wires	
	9.10	Connec	tion of wires to PCBs	91
	9.11	Connec	tion of coaxial cables to PCBs	93
1() Ass	embly t	o terminals and to PCBs	94
	10.1	Overvie	w	94
	10.2	General	soldering conditions	94
		10.2.1	General	94
		10.2.2	Positioning	95
		10.2.3	Application of flux	96
		10.2.4	Flux controls for wave-soldering equipment	97
		10.2.5	Soldering temperatures	97
		10.2.6	Soldering of conductors in terminals	99
	10.3	Solderin	ng of components, terminals, and wires into PCB through holes	100
		10.3.1	General	100

		10.3.2	Solder fillets for wires and terminations	100
		10.3.3	Solder fillets for component leads in plated or non-plated through holes	101
	10.4	Solderin	g of surface mount components	
		10.4.1	General	
		10.4.2	Rectangular and square end-capped or end-metallized leadless chip.	
		10.4.3	Cylindrical and square end-capped components with cylindrical or oval body	
		10.4.4	Bottom terminated chip components	107
		10.4.5	L-Shape inwards components	109
		10.4.6	Leadless component with plane termination	110
		10.4.7	Leaded component with plane termination	110
		10.4.8	Leadless castellated ceramic chip carrier components	112
		10.4.9	No lead Quad Flat Pack	113
		10.4.10	Flat pack and gull-wing leaded components with round, rectangular, ribbon leads	115
		10.4.11	Components with "J" leads	116
		10.4.12	Components with ribbon terminals without stress relief	117
			Stacked modules components with leads protruding vertically from bottom	
			Area array devices	
	10.5	Rework	and repair	122
		10.5.1	Removal of solder on unpopulated PCB	122
		10.5.2	Rework, repair and modifications	
	10.6	High-vo	Itage connections	123
	10.7	Solderle	ess components	125
11	l Pos	t solder	ing process requirements	126
	11.1	Cleaning	g of PCB assemblies	126
		11.1.1	General	126
		11.1.2	Verification of cleanliness	
		11.1.3	Surface Insulation Resistance (SIR) testing	127
		11.1.4	Sodium chloride (NaCl) equivalent ionic contaminants testing	
		11.1.5	Monitoring of cleanliness	
	11.2	Staking	and bonding	129
			nal coating, potting and underfill	
12	2 Fina	ıl inspe	ction	132
	12.1	General		132
	12.2	Visual a	cceptance criteria	132

12.3	Visual r	ejection criteria	133	
12.4	X-ray re	ejection criteria	135	
12.5	Warp a	nd twist of populated boards	136	
12.6	Inspecti	on records	136	
13 Veri	fication	procedure	137	
13.1	Verifica	tion approval procedure	137	
	13.1.1	Request for verification	137	
	13.1.2	Technology sample	137	
	13.1.3	Audit of assembly processing	138	
	13.1.4	Verification programme documentation	138	
	13.1.5	Verification samples and testing	139	
	13.1.6	Final verification review	140	
	13.1.7	Approval status of assembly line	140	
	13.1.8	Withdrawal of approval status	141	
13.2	Verifica	tion programme	141	
	13.2.1	General	141	
	13.2.2	Verification for PTH manual soldering		
	13.2.3	Additional verification for wave soldering	147	
	13.2.4	Soldering log	147	
13.3	Special	verification testing for ceramic area array components		
	13.3.1	General	149	
	13.3.2	Evaluation of AAD capability samples	151	
	13.3.3	Electrical verification of AAD assembly	151	
13.4	Assemb	bly verification with electrical testing procedure	152	
13.5	Verifica	tion programme with reduced temperature range	155	
13.6	Verifica	tion for solderless process	156	
		ons for delta verification		
13.8	Verifica	tion by similarity	160	
	13.8.1	General conditions for similarity	160	
	13.8.2	Conditions for similarity for PTH components	160	
	13.8.3	Conditions for similarity for SMD		
	13.8.4	Conditions for similarity for solderless components	164	
14 Env	ironme	ntal tests conditions	165	
14.1	Overvie	w	165	
14.2	Visual i	nspection	165	
14.3	X-rav in	- K-rav inspection		

14.4	Cleanliness test	165
14.5	Warp and twist of PCB	165
14.6	Electrical continuity measurement	166
14.7	Electrical continuity for wave soldered multilayers PCB	166
	Vibration	
14.9	Mechanical shock	169
14.10	Damp heat test	171
14.11	Temperature cycling test	171
14.12	Temperature cycling test with reduced temperature range	172
14.13	Life test	174
14.14	Final visual inspection	174
14.15	Microsection	175
	14.15.1 Microsection facilities	175
	14.15.2 Microsections location	175
	14.15.3 Microsection acceptance criteria	176
	14.15.4 Microsection acceptance criteria for ceramic chip capacitors	189
14.16	Anomalies in PCB and sculptured flex during verification	196
15 Outs	sourcing	197
	General	
	cess identification document (PID)	
	Overview	
	Document preparation	
16.3	Approval	199
16.4	Contact person	199
	Process identification document update	
17 Qua	lity assurance	200
17.1	General	200
17.2	Data	200
	Nonconformance	
17.4	Calibration	200
	Traceability	
	Workmanship standards	
	Inspection points	
	Operators, inspectors and instructors training and certification	
Annov	A (normative) Verification programme - DRD	202
A.1	DRD identification	∠∪3

A.2	Expected response	203
Annex	B (normative) Verification report - DRD	205
B.1	DRD identification	205
B.2	Expected response	205
Annex	C (normative) Process Identification Documentation (PID) - DRD	207
C.1	DRD identification	207
C.2	Expected response	207
Annex	D (normative) Assembly Summary Table - DRD	210
D.1	DRD identification	210
D.2	Expected response	210
	E (normative) Visual workmanship standards for through hole	212
E.1	Soldered stud terminals	
E.2	Soldered turret terminals	
E.3	Soldered bifurcated terminals	
E.4	Soldered hook terminals	
E.5	Soldered cup terminals	
E.6	Miscellaneous examples of soldered wires	
E.7	Soldered wire to shielded cable interconnections	219
E.8	Assembly of Dual in Line Package	221
Annex	F (informative) Visual and X-ray workmanship standards for SMDs	222
F.1	Workmanship illustrations for standard SMDs	222
F.2	X Ray Workmanship illustrations for solder flow and voids	238
F.3	X Ray Workmanship illustrations for ball grid array devices	239
F.4	Workmanship illustrations for column grid array devices	240
Annex	G (informative) Example of an SMT audit report	242
Annex	H (informative) Solder Alloys melting temperatures and choice	251
H.1	Melting temperatures and choice	
Biblio	graphy	252
Figure	es ·	4
Figure	5-1: Profile of correct cutters for trimming leads	39
Figure	5-2: Example of suitable mechanical strippers	40
Figure	8-1: Assembly of TO-39 and CKR06	70

Figure 8-2:	TO package with underfill	70
	Methods for incorporating stress relief with components having bendable leads	71
Figure 8-4:	Methods for attaching wire extensions to non-bendable leads	72
Figure 8-5:	Minimum lead bend	73
Figure 8-6:	Stud leads	74
Figure 8-7:	Wires used to connect opposite sides of a PCB	75
	Clinching with stress relief for component in non-plated hole	
Figure 8-9:	Types of terminal swaging	78
Figure 8-10	: Method of stress relieving components attached to terminals	78
Figure 8-11	: Exposed element	79
Figure 9-1:	Side route connections to turret terminals	83
Figure 9-2:	Bottom route connections to bifurcated terminal	84
Figure 9-3:	Side-route connection to bifurcated terminal	85
Figure 9-4:	Top route connection to bifurcated terminal	85
Figure 9-5:	Connections to hook terminals	86
Figure 9-6:	Connections to pierced terminals	87
Figure 9-7:	Connections to solder cups (connector type)	88
Figure 9-8:	Methods for securing wires	91
Figure 9-9:	Connection of solid or stranded wires to PCBs	92
Figure 9-10	: Connection of coaxial cables to PCBs	93
Figure 10-1	: Maximum tilt for assembled PTH component	96
Figure 10-2	: Maximum tilt for assembled SMD component	96
Figure 10-3	: Minimum acceptable wetting on component side	102
	: Mounting of rectangular and square end-capped and end-metallized components	.104
Figure 10-5	: Mounting of cylindrical end-capped components	106
	: Mounting of square end-capped components	
Figure 10-7	: Mounting of bottom terminated chip component	.108
Figure 10-8	: Mounting of components with "L-shape inwards" leads	.109
Figure 10-9	: Mounting of leadless component with plane termination	.110
Figure 10-1	0: Mounting of leaded components with plane termination	.111
Figure 10-1	1: Mounting of leadless castellated ceramic chip carrier components	.112
Figure 10-1	2 Mounting of QFN	.114
	3: Mounting of gull-wing leaded components with round, rectangular, ribbon leads	
Figure 10-1	4: Mounting of component with "J" leads	.116
Figure 10-1	5: Mounting of components without stress relief	.117

Figure 10-16: Mounting of stacked module components with leads protruding vertically from bottom	119
Figure 10-17: Typical configuration of ceramic grid array component	
Figure 10-18: High voltage connection	124
Figure 10-19: Solderless assembly configuration	125
Figure 13-1 : Generic soldering verification flow	146
Figure 13-2: Example of soldering log for joints discrepancy log	148
Figure 13-3: Area Array component verification programme flow chart	150
Figure 13-4: Assembly verification with electrical testing procedure	154
Figure 13-5: Verification procedure for solderless technology	157
Figure 14-1:Vibration test flow chart	167
Figure D-1 : Example of component type preparation and mounting configuration	211
Figure E-1 : Soldered stud terminals	212
Figure E-2 : Soldered turret terminals with single conductors	213
Figure E-3 : Soldered turret terminals with twin conductors	214
Figure E-4 : Soldered bifurcated terminals	215
Figure E-5 : Soldered hook terminals	216
Figure E-6 : Soldered cup terminals	217
Figure E-7 : Examples of unacceptable soldered wires	218
Figure E-8 : Hand soldered wire to shielded cable interconnections	219
Figure E-9 : Hand soldered wire to shielded wire interconnections	220
Figure E-10 : Hand soldered wire interconnections - details of defects	221
Figure F-1 : Examples of acceptable and not acceptable solder flow through and maximum voids during X-ray	238
Figure F-2 : Angled-transmission X-radiograph showing solder paste shadow due to partial reflow: Reject	239
Figure F-3: Perpendicular transmission X-radiograph showing unacceptable defects	239
Figure F-4 : Perpendicular transmission X-radiograph showing non-wetted footprint	240
Figure F-5 : X-radiograph of CGA mounted on PCB showing solder bridge: Reject	240
Figure F-6 : X-radiograph of CGA showing solder fillets at base of columns: acceptable	241
Tables	
Table 5-1: Particle concentrations classes 8 till 9 according to ISO 14644-1 (2015)	34
Table 5-2: EPA requirements summary	
Table 6-1: Chemical composition of spacecraft solders	
Table 6-2: Fluxes	
Table 7-1: Clearances for insulation	61
Table 7-2: Solder baths parameters for degolding and pretinning	63

Table 9-1: Dimensions for connections of solid or stranded wires to PCBs	mensions and tolerances for clinching component in non-plated b	nole76
Table 10-1: Dimensional and solder fillet for rectangular and square end capped components	mensions for connections of solid or stranded wires to PCBs	92
Components	mensions for connections of coaxial cables to PCBs	93
Table 10-3: Dimensional and solder fillet for square end-capped components		
Table 10-4: Dimensional and solder fillet for bottom terminated chip components	Dimensional and solder fillet for cylindrical end-capped componer	nts106
Table 10-5: Dimensional and solder fillet for "L-shape inwards" components	Dimensional and solder fillet for square end-capped components	107
Table 10-6: Dimensional and solder fillet for leadless component with plane termination 110 Table 10-7: Dimensional and solder fillet for leadless castellated ceramic chip carrier components	Dimensional and solder fillet for bottom terminated chip componer	nts108
Table 10-7: Dimensional and solder fillet for leaded components with plane termination	Dimensional and solder fillet for "L-shape inwards" components	109
Table 10-8: Dimensional and solder fillet for leadless castellated ceramic chip carrier components	Dimensional and solder fillet for leadless component with plane te	ermination 110
components	Dimensional and solder fillet for leaded components with plane te	rmination111
Table 10-10: Dimensional and solder fillet for gull-wing leaded components with round, rectangular, ribbon leads		
rectangular, ribbon leads	Dimensional and solder fillet for QFN components	114
Table 10-12: Dimensional and solder fillet for components with ribbon terminals without stress relief		
Stress relief	Dimensional and solder fillet for components with "J" leads	116
protruding vertically from bottom		
Table 13-1: Conditions invoking verification		
Table 14-1: Modal survey conditions	Dimensional and solder fillet for area array devices	120
Table 14-1: Modal survey conditions		
Table 14-3: Minimum severity for random vibration testing	Modal survey conditions	168
Table 14-4: Shock sensitive electronic components vs. failure modes (Table reproduced from ECSS-E-HB-32-25A)	Minimum severity for sine vibration testing	168
(Table reproduced from ECSS-E-HB-32-25A)	Minimum severity for random vibration testing	169
Table 14-6: Acceptance criteria for internal defects in ceramic chip capacitors after microsectioning19	Shock sensitive electronic components vs. failure modes Table reproduced from ECSS-E-HB-32-25A)	170
microsectioning19	Component microsection location and acceptance criteria	178
. The state of the		5/12
		0,

European Foreword

This document (EN 16602-70-61:2022) has been prepared by Technical Committee CEN/CLC/JTC 5 "Space", the secretariat of which is held by DIN (Germany).

This document (EN 16602-70-61:2022) originates from ECSS-Q-ST-70-61C.

35

This European Standard shall be given the status of a national standard, either by publication of an identical text or by endorsement, at the latest by May 2023, and conflicting national standards shall be withdrawn at the latest by May 2023.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CEN [and/or CENELEC] shall not be held responsible for identifying any or all such patent rights.

This document supersedes EN 16602-70-38:2019; EN 16602-70-07:2014; EN 16602-70-08:2015.

This new ECSS Standard (ECSS-Q-ST-70-61C) was created by merging and updating the content of the following three standards:

- ECSS-Q-ST-70-07C "Verification and approval of automatic machine wave soldering"
- ECSS-Q-ST-70-08C "Manual soldering of high-reliability electrical connections"
- ECSS-Q-ST-70-38C Rev.1 "High-reliability soldering for surface-mount and mixed technology"

The intention of this completely new standard was to optimize the structure of the document, following the chronological order of assembly processes and introducing criterion for new technologies that were not covered by the three standards now superseded by this new standard.

This document has been prepared under a standardization request given to CEN by the European Commission and the European Free Trade Association.

This document has been developed to cover specifically space systems and will therefore have precedence over any EN covering the same scope but with a wider do-main of applicability (e.g.: aerospace).

According to the CEN-CENELEC Internal Regulations, the national standards organizations of the following countries are bound to implement this European Standard: Austria, Belgium, Bulgaria, Croatia, Cyprus, Czech Republic, Denmark, Estonia, Finland, Former Yugoslav Republic of Macedonia, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Netherlands, Norway, Poland, Portugal, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland, Türkiye and the United Kingdom.

Introduction

This document defines the technical requirements and quality assurance provisions for the manufacture and verification of high-reliability electronic circuits of surface mount, through hole, solderless assemblies, and soldering of harness and wire interconnection, for space applications, launchers, and associated equipment.

In the following table, principal types of through hole components and SMDs, including examples, can be gathered in the following families.

NOTE In the text of this document the term "component" is used instead of "device".

THROUGH HOLE COM	MPONENTS (non exhaustive list)		
Radial component resistors capacitors fuses diodes			
Axial component Capacitors resistors diodes	Total Control of the		
Stacked capacitors CH capacitors CNC capacitors			
TO Metal Can package TO-39			
TO Metal tab package TO254			

THROUGH HOLE COMPONENTS (non exhaustive list)		
Dual in Line Package (DIL or DIP) Side brazed DIP and DIL	THUMHHHHHH	
Connectors		
Leaded magnetics		
transformers with straight pins		
Sculptured flex		

SMT COMPONENTS (non exhaustive list) Rectangular and square end-capped or end-metallized component with rectangular body, leadless chip (see 10.4.2) ceramic end capped chip resistors and capacitors. ceramic resistors arrays metallic terminations fuses, thermistors CSM 2512 metallic termination resistor SMS 2512 Cylindrical and square end-capped components with cylindrical or oval body, leadless chip (see 10.4.3) MELF for cylindrical end capped: Diodes in MELF, minimelf or micromelf

SMT COMPONENTS (non exhaustive list) Resistors in MELF, minimelf or micromelf Square end capped: D- 5 family for square end capped with cylindrical or oval bodies Bottom terminated chip component (see 10.4.4) This type of component has either metallised terminations on the bottom side or extended terminals from the bottom side. Chip inductors Component with inward formed Lshaped leads (see 10.4.5) moulded tantalum chip capacitors. SMD moulded shunt

SMT COMPONENTS (non exhaustive list)		
Leadless component with plane termination (see 10.4.6)		
- With metal plane termination: SMD0.5, SMD1, SMD2, SMD0.2*(TO276 JEDEC family denomination)		
- With non-metal plane termination: SMD0.2* *Package exists in two versions		
Leaded component with plane termination (see 10.4.7) Diode PAcKage (DPAK or TO252)		
	DPAK DPAK	
Leadless castellated ceramic chip carrier component (see 10.4.8)	0.	
The main component of this type is leadless ceramic chip carrier (LCCC)	FIRMING FIRMING	
LCC6		
No lead QFN (see 10.4.9)		
quad flat pack no leads	Action 15th	

SMT COMPONENTS (non exhaustive list) Flat pack and gull-wing leaded component (see 10.4.10) small-outline transistor (SOT), smalloutline package (SO), flat pack and quad flat pack (QFP) and SMD connectors with stress-relief (MHD). transformers Components with both flat rectangular and round leads are included in this group. The components can be delivered either with pre-formed leads or with straight leads which will be then in-house preformed by the user. "J" leaded component (see 10.4.11) ceramic leaded chip carriers (CLCC) and plastic leaded chip carriers (PLCC). Components with ribbon terminals without stress relief (flat lug leads) (see 10.4.12) This package has flat leads extending from the sides Stacked modules components with leads protruding vertically from bottom (see 10.4.13)

SMT COMPONENTS (non exhaustive list) Area array components (AAD) (see 10.4.14) Components connected via an array of solder columns (Column Grid Array -CGA), solder balls (Ball Grid Array -BGA) or directly to the board (Land **CGA BGA LGA** Grid Array - LGA). The columns and balls consist of various types of solder with wideranging properties. Solderless connection (see 10.7) solderless connectors solderless interposers for LGA or connectors

1 Scope

This Standard defines the technical requirements and quality assurance provisions for the manufacture and verification of high-reliability electronic circuits of surface mount, through hole, solderless assemblies and soldering of harness and wire interconnection.

The Standard defines workmanship requirements, the acceptance and rejection criteria for high-reliability assemblies intended to withstand ground testing conditions including LTS (long term storage) and the environment imposed by space flight and launchers.

The mounting and supporting of components, terminals and conductors specified in this standard applies only to assemblies designed to continuously operate over the mission within the temperature limits of -55 °C to +85 °C at solder joint level.

Requirements related to printed circuit boards are contained in ECSS-Q-ST-70-60 and ECSS-Q-ST-70-12.

This standard does not cover lead-free soldering and associated requirements.

This Standard does not cover the qualification and acceptance of the EQM and FM equipment with high-reliability electronic circuits of surface mount, through hole and solderless assemblies.

This Standard does not cover verification of thermal properties for component assembly.

This Standard does not cover pressfit connectors due to the possible damage in the PCB that is not evaluated within this test requirement.

The qualification and acceptance tests of equipment manufactured in accordance with this Standard are covered by ECSS-E-ST-10-03.

This standard may be tailored for the specific characteristics and constraints of a space project, in accordance with ECSS-S-ST-00.

2

Normative references

The following normative documents contain provisions which, through reference in this text, constitute provisions of this ECSS Standard. For dated references, subsequent amendments to, or revision of any of these publications do not apply. However, parties to agreements based on this ECSS Standard are encouraged to investigate the possibility of applying the more recent editions of the normative documents indicated below. For undated references, the latest edition of the publication referred to applies.

EN reference	Reference in text	Title
EN 16601-00-01	ECSS-S-ST-00-01	ECSS system - Glossary of terms
EN 16601-40	ECSS-M-ST-40	Space project management - Configuration and information management
EN 16602-10-09	ECSS-Q-ST-10-09	Space product assurance - Nonconformance control system
EN 16602-20	ECSS-Q-ST-20	Space product assurance - Quality assurance
EN 16602-60	ECSS-Q-ST-60	Space product assurance - Electrical, electronic and electromechanical (EEE) components
EN 16602-60-05	ECSS-Q-ST-60-05	Space product assurance - Generic requirements for hybrids
EN 16602-60-13	ECSS-Q-ST-60-13	Space product assurance - Commercial electrical, electronic and electromechanical (EEE) components
EN 16602-70	ECSS-Q-ST-70	Space product assurance - Materials, mechanical parts and processes
EN 16602-70-01	ECSS-Q-ST-70-01	Space product assurance - Cleanliness and contamination control
EN 16602-70-02	ECSS-Q-ST-70-02	Space product assurance - Thermal vacuum outgassing test for the screening of space materials
EN 16602-70-12	ECSS-Q-ST-70-12	Space product assurance - Design rules for printed circuit boards
EN 16602-70-28	ECSS-Q-ST-70-28	Space product assurance - Repair and modification of printed circuit board assemblies for space use
EN 16602-70-60	ECSS-Q-ST-70-60	Space product assurance -Qualification and procurement of printed circuit boards
EN 16602-70-71	ECSS-Q-ST-70-71	Space product assurance -Materials processes and their data selection
	EN 61340-5-1:2016	Electrostatics - Part 5-1: Protection of electronic devices from electrostatic phenomena - General requirements

	1	
	ESA-STR-258	ESA-Approved Skills Training Schools - Electronic Assembly Techniques
	ESCC 23500 (September 2013)	Requirements for lead materials and finishes for components for space application
2:	IPC J-STD-001H (September 2020)	Requirements for Soldered Electrical and Electronic Assemblies
0,	IPC J-STD-004B-AM1 (November 2011)	Requirements for Soldering Fluxes
0	IPC J -STD-033D (January 2018)	Handling, Packing, Shipping and Use of Moisture, Reflow, and Process Sensitive Devices
	IPC-TM-650 (Latest edition)	Test methods manual
	ISO 9454-1:2016	Soft soldering fluxes — Classification and requirements — Part 1: Classification, labelling and packaging
	ISO 14644-1:2015	Cleanrooms and controlled environments — Part 1: Classification of air cleanliness by particle concentration
	MIL-STD-883 K Method 2009 (April 2016)	Test Method Standard, Microcircuits
		23