

Semiconductor devices - Mechanical and climatic test methods - Part 26: Electrostatic discharge (ESD) sensitivity testing - Human body model (HBM)

EESTI STANDARDI EESSÕNA

NATIONAL FOREWORD

<p>See Eesti standard EVS-EN IEC 60749-26:2026 sisaldab Euroopa standardi EN IEC 60749-26:2026 ingliskeelset teksti.</p> <p>Standard on jõustunud sellekohase teate avaldamisega EVS Teatajas.</p> <p>Euroopa standardimisorganisatsioonid on teinud Euroopa standardi rahvuslikele liikmetele kättesaadavaks 20.02.2026.</p> <p>Standard on kättesaadav Eesti Standardimis- ja Akrediteerimiskeskusest.</p>	<p>This Estonian standard EVS-EN IEC 60749-26:2026 consists of the English text of the European standard EN IEC 60749-26:2026.</p> <p>This standard has been endorsed with a notification published in the official bulletin of the Estonian Centre for Standardisation and Accreditation.</p> <p>Date of Availability of the European standard is 20.02.2026.</p> <p>The standard is available from the Estonian Centre for Standardisation and Accreditation.</p>
--	---

Tagasisidet standardi sisu kohta on võimalik edastada, kasutades EVS-i veebilehel asuvat tagasiside vormi või saates e-kirja meiliaadressile standardiosakond@evs.ee.

ICS 31.080.01

<p>Standardite ja standardilaadsete dokumentide reprodutseerimise ja levitamise õigus kuulub Eesti Standardimis- ja Akrediteerimiskeskusele</p> <p>Eesti standardid ja standardilaadsed dokumendid on Eesti Standardimis- ja Akrediteerimiskeskuse intellektuaalomand ning neid kasutatakse litsentsi alusel dokumentide kasutuslepingu tingimuste kohaselt.</p> <p>Ilma Eesti Standardimis- ja Akrediteerimiskeskuse eelneva kirjaliku loata on keelatud standardite ja standardilaadsete dokumentide täielik või osaline reprodutseerimine, levitamine, muutmine või kasutamine mis tahes kujul ja viisil - sealhulgas kopeerimine, skaneerimine, salvestamine või jagamine teel digiplatvormidel (k.a masinõppe ja tehisintellekti rakendustes). Loata kasutamine väljaspool litsentsi tingimusi käsitletakse õigusrikkumisenä.</p> <p>Kui Teil on küsimusi standardite ja standardilaadsete dokumentide autoriõiguse kaitse kohta, võtke palun ühendust Eesti Standardimis- ja Akrediteerimiskeskusega: Veebileht www.evs.ee; telefon +372 6055050; e-post info@evs.ee</p> <p>The right to reproduce and distribute standards and standard-like documents belongs to the Estonian Centre for Standardisation and Accreditation</p> <p>Estonian standards and standard-like documents are the intellectual property of the Estonian Centre for Standardisation and Accreditation and are made available under license in accordance with the terms and conditions of the document use agreement.</p> <p>Without the prior written permission of the Estonian Centre for Standardisation and Accreditation, the full or partial reproduction, distribution, modification, or use of standards and standard-like documents in any form or by any means - including photocopying, scanning, storing, or sharing via digital platforms (incl. in machine learning and artificial intelligence applications) - is strictly prohibited. Any unauthorized use beyond the scope of the granted license is prohibited and may result in legal action.</p> <p>If you have any questions about copyright, please contact Estonian Centre for Standardisation and Accreditation: Homepage www.evs.ee; phone +372 605 5050; e-mail info@evs.ee</p>
--

English Version

Semiconductor devices - Mechanical and climatic test methods -
Part 26: Electrostatic discharge (ESD) sensitivity testing -
Human body model (HBM)
(IEC 60749-26:2025)

Dispositifs à semiconducteurs - Méthodes d'essais
mécaniques et climatiques - Partie 26: Essai de sensibilité
aux décharges électrostatiques (DES) - Modèle du corps
humain (HBM)
(IEC 60749-26:2025)

Halbleiterbauelemente - Mechanische und klimatische
Prüfverfahren - Teil 26: Prüfung der Empfindlichkeit gegen
elektrostatische Entladungen (ESD) - Human Body Model
(HBM)
(IEC 60749-26:2025)

This European Standard was approved by CENELEC on 2026-01-27. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Republic of North Macedonia, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland, Türkiye and the United Kingdom.



European Committee for Electrotechnical Standardization
Comité Européen de Normalisation Electrotechnique
Europäisches Komitee für Elektrotechnische Normung

CEN-CENELEC Management Centre: Rue de la Science 23, B-1040 Brussels

European foreword

The text of document 47/2963/FDIS, future edition 5 of IEC 60749-26, prepared by TC 47 "Semiconductor devices" was submitted to the IEC-CENELEC parallel vote and approved by CENELEC as EN IEC 60749-26:2026.

The following dates are fixed:

- latest date by which the document has to be implemented at national (dop) 2027-02-28 level by publication of an identical national standard or by endorsement
- latest date by which the national standards conflicting with the (dow) 2029-02-28 document have to be withdrawn

This document supersedes EN IEC 60749-26:2018 and all of its amendments and corrigenda (if any).

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CENELEC shall not be held responsible for identifying any or all such patent rights.

Any feedback and questions on this document should be directed to the users' national committee. A complete listing of these bodies can be found on the CENELEC website.

Endorsement notice

The text of the International Standard IEC 60749-26:2025 was approved by CENELEC as a European Standard without any modification.

In the official version, for Bibliography, the following notes have to be added for the standard indicated:

IEC 60749-26 NOTE Approved as EN IEC 60749-26

IEC 60749-27 NOTE Approved as EN 60749-27

IEC 60749-28 NOTE Approved as EN IEC 60749-28

INTERNATIONAL STANDARD

**Semiconductor devices - Mechanical and climatic test methods -
Part 26: Electrostatic discharge (ESD) sensitivity testing - Human body model
(HBM)**



THIS PUBLICATION IS COPYRIGHT PROTECTED

Copyright © 2025 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

IEC Secretariat
3, rue de Varembe
CH-1211 Geneva 20
Switzerland

Tel.: +41 22 919 02 11
info@iec.ch
www.iec.ch

About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

IEC publications search -

webstore.iec.ch/advsearchform

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee, ...). It also gives information on projects, replaced and withdrawn publications.

IEC Just Published - webstore.iec.ch/justpublished

Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

IEC Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: sales@iec.ch.

IEC Products & Services Portal - products.iec.ch

Discover our powerful search engine and read freely all the publications previews, graphical symbols and the glossary. With a subscription you will always have access to up to date content tailored to your needs.

Electropedia - www.electropedia.org

The world's leading online dictionary on electrotechnology, containing more than 22 500 terminological entries in English and French, with equivalent terms in 25 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

Warning! Make sure that you obtained this publication from an authorized distributor.

CONTENTS

FOREWORD	4
1 Scope	6
2 Normative references	6
3 Terms and definitions	6
4 Apparatus and required equipment	10
4.1 Waveform verification equipment	10
4.2 Oscilloscope	10
4.3 Additional requirements for digital oscilloscopes	11
4.4 Current probe	11
4.5 Evaluation loads	11
4.6 Attenuator	11
4.7 Human body model simulator	12
4.8 HBM test equipment parasitic properties	12
5 Stress test equipment qualification and routine verification	12
5.1 Overview of required HBM tester evaluations	12
5.2 Measurement procedures	13
5.2.1 Reference pin pair determination	13
5.2.2 Waveform capture with current probe	13
5.2.3 Determination of waveform parameters	14
5.2.4 High voltage discharge path test	17
5.3 HBM tester qualification	17
5.3.1 HBM ESD tester qualification requirements	17
5.3.2 HBM tester qualification procedure	17
5.4 Test fixture board qualification for socketed testers	18
5.5 Routine waveform check requirements	19
5.5.1 Standard routine waveform check description	19
5.5.2 Waveform check frequency	19
5.5.3 Alternate routine waveform capture procedure	20
5.6 High voltage discharge path check	20
5.6.1 Relay testers	20
5.6.2 Non-relay testers	20
5.7 Tester waveform records	20
5.7.1 Tester and test fixture board qualification records	20
5.7.2 Periodic waveform check records	20
5.8 Safety	21
5.8.1 Initial set-up	21
5.8.2 Training	21
5.8.3 Personnel safety	21
6 Classification procedure	21
6.1 Devices for classification	21
6.2 Parametric and functional testing	21
6.3 Device stressing	21
6.3.1 Device stressing methods	21
6.3.2 No connect pins	22
6.4 Pin combination stressing	22
6.4.1 Pin combination stressing options	22

6.4.2	No connect pins.....	23
6.4.3	Supply pins.....	23
6.4.4	Non-supply pins.....	24
6.5	Pin groupings.....	24
6.5.1	Supply pin groups.....	24
6.5.2	Partitioning supply pin groups.....	24
6.5.3	Supply pins connected by package plane	25
6.5.4	Supply pins connected by an above-passivation layer.....	25
6.5.5	Shorted non-supply pin groups	25
6.6	Pin stress combinations	25
6.6.1	Pin stress combination categorization.....	25
6.6.2	Non-supply and supply to supply combinations (1, 2, ... N).....	27
6.6.3	Non-supply to non-supply combinations.....	28
6.7	Pin-pair stressing.....	28
6.8	Low-parasitic HBM simulator allowance	28
6.9	Testing after stressing	29
7	Failure criteria	29
8	Component classification.....	29
Annex A (informative)	Cloned non-supply (I/O) pin sampling test method.....	30
A.1	Purpose and overview.....	30
A.2	Pin sampling overview and statistical details.....	30
A.3	IC product selections	31
A.4	Randomly selecting and testing cloned I/O pins	32
A.5	Determining if sampling can be used with the Excel spreadsheet.....	32
A.5.1	Using the Excel spreadsheet	32
A.5.2	Without using the Excel spreadsheet.....	32
A.6	HBM testing with a sample of cloned I/O pins	33
A.7	Examples of testing with sampled cloned I/Os.....	33
A.7.1	Example 1	33
A.7.2	Example 2	34
Annex B (informative)	Determination of withstand thresholds for pin or pin-combination subsets.....	36
B.1	Overview	36
B.2	Testing procedures	36
B.3	Restrictions.....	37
B.4	Example of using subset withstand threshold data	37
Annex C (informative)	HBM test equipment parasitic properties	38
C.1	Optional trailing pulse detection equipment or apparatus	38
C.2	Optional pre-pulse voltage rise detection test equipment	40
C.3	Optional pre-HBM current spike detection equipment.....	41
C.4	Open-relay tester capacitance parasitics.....	43
C.5	Test to Determine if an HBM Simulator is an N -channel Low-Parasitic Simulator	43
Annex D (informative)	HBM test method flow chart	45
Annex E (informative)	Failure window detection testing methods	48
E.1	Methodology	48
E.2	Combined withstand threshold method and window search	48
E.3	Failure window detection with a known withstand threshold	48

Bibliography.....	50
Figure 1 – Simplified HBM simulator circuit with loads	12
Figure 2 – Current waveform through shorting wires	15
Figure 3 – Current waveform through a 500 Ω resistor	16
Figure 4 – Peak current short circuit ringing waveform	17
Figure A.1 – SPL, V_1 , and V_M with the Bell shape distribution pin failure curve	31
Figure A.2 – I/O sampling test method flow chart	35
Figure C.1 – Diagram of trailing pulse measurement setup	38
Figure C.2 – Positive stress at 4 000 V	39
Figure C.3 – Negative stress at 4 000 V	39
Figure C.4 – Illustration of measuring voltage before HBM pulse with a Zener diode or a device	40
Figure C.5 – Example of voltage rise before the HBM current pulse across a 9,4 V Zener diode	41
Figure C.6 – Optional pre-current pulse detection equipment or apparatus	42
Figure C.7 – Positive stress at 1 000 V	42
Figure C.8 – Diagram of a 10-pin shorting test device showing current probe	44
Figure D.1 – HBM test method flow chart	47
Table 1 – Waveform specification	19
Table 2 – Preferred pin combinations sets	26
Table 3 – Alternative pin combinations sets	26
Table 4 – HBM ESD component classification levels	29
Table B.1 – Inclusion of lower ESD level high-speed pin data ESD information for handling of ESDS in an ESD protected area (required)	37

INTERNATIONAL ELECTROTECHNICAL COMMISSION

**Semiconductor devices -
Mechanical and climatic test methods -
Part 26: Electrostatic discharge (ESD) sensitivity testing -
Human body model (HBM)**

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) IEC draws attention to the possibility that the implementation of this document may involve the use of (a) patent(s). IEC takes no position concerning the evidence, validity or applicability of any claimed patent rights in respect thereof. As of the date of publication of this document, IEC had not received notice of (a) patent(s), which may be required to implement this document. However, implementers are cautioned that this may not represent the latest information, which may be obtained from the patent database available at <https://patents.iec.ch>. IEC shall not be held responsible for identifying any or all such patent rights.

IEC 60749-26 has been prepared by IEC technical committee 47: Semiconductor devices in collaboration with technical committee 101: Electrostatics. It is an International Standard.

This fifth edition cancels and replaces the fourth edition published in 2018. This edition constitutes a technical revision. This standard is based upon ANSI/ESDA/JEDEC JS-001-2023. It is used with permission of the copyright holders, ESD Association and JEDEC Solid state Technology Association.

This edition includes the following significant technical changes with respect to the previous edition:

- a) new definitions have been added;
- b) text has been added to clarify the designation of and allowances resulting from “low parasitics”. The new designation includes the maximum number of pins of a device that can pass the test procedure.

The text of this International Standard is based on the following documents:

Draft	Report on voting
47/2963/FDIS	47/2984/RVD

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

The language used for the development of this International Standard is English.

This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are described in greater detail at www.iec.ch/publications.

A list of all parts in the IEC 60749 series, published under the general title *Semiconductor devices - Mechanical and climatic test methods*, can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under webstore.iec.ch in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn, or
- revised.

1 Scope

This part of IEC 60749 establishes the procedure for testing, evaluating, and classifying components and microcircuits in accordance with their susceptibility (sensitivity) to damage or degradation by exposure to a defined human body model (HBM) electrostatic discharge (ESD).

The purpose of this document is to establish a test method that will replicate HBM failures and provide reliable, repeatable HBM ESD test results from tester to tester, regardless of component type. Repeatable data will allow accurate classifications and comparisons of HBM ESD sensitivity levels.

ESD testing of semiconductor devices is selected from this test method, the machine model (MM) test method (see IEC 60749-27) or other ESD test methods in the IEC 60749 series. Unless otherwise specified, this test method is the one selected.

2 Normative references

There are no normative references in this document.

3 Terms and definitions

For the purposes of this document, the following terms and definitions apply.

ISO and IEC maintain terminology databases for use in standardization at the following addresses:

- IEC Electropedia: available at <https://www.electropedia.org/>
- ISO Online browsing platform: available at <https://www.iso.org/obp>

3.1

above-passivation layer

APL

low-impedance metal plane built on the surface of a die, above the passivation layer, which connects a group of bumps or pins

Note 1 to entry This structure is sometimes referred to as a redistribution layer (RDL). There can be multiple APLs (sometimes referred to as islands) for a power or ground group.

Note 2 to entry: The group of bumps or pins is typically a power group or a ground group.

3.2

cloned non-supply pin

set of input, output or bidirectional pins using the same I/O cell and electrical schematic and sharing the same associated supply pin group(s) including ESD power clamp(s)

3.3

component

item such as a resistor, diode, transistor, integrated circuit (IC) or hybrid circuit

3.4

component failure

condition in which a tested component does not meet one or more specified static or dynamic data sheet parameters